











TS3USB221E

SCDS263C - SEPTEMBER 2009-REVISED APRIL 2015

# TS3USB221E High-Speed USB 2.0 (480-Mbps) 1:2 Multiplexer – Demultiplexer Switch With Single Enable and IEC Level 3 ESD Protection

#### **Features**

- V<sub>CC</sub> Operation of 2.5 V to 3.3 V
- Switch I/Os Accept Signals Up to 5.5 V
- 1.8-V Compatible Control-Pin Inputs
- Low-Power Mode When  $\overline{OE}$  Is Disabled (1  $\mu$ A)
- $r_{ON} = 6 \Omega Maximum$
- $\Delta r_{ON} = 0.2 \Omega$  Typical
- $C_{io(on)} = 7 pF Maximum$
- Low Power Consumption (30 µA Maximum)
- ESD Performance Tested Per JESD 22
  - 7000-V Human Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- ESD Performance I/O Port to GND
  - 12-kV Human Body Model (A114-B, Class II)
  - ±7-kV Contact Discharge (IEC 61000-4-2)
- High Bandwidth (1 GHz Typical)

## Applications

- Routes Signals for USB 1.0, 1.1, and 2.0
- Mobile Phones
- **Digital Cameras**
- Notebooks
- **USB I/O Expansion**
- MHL 1.0

# 2D+ 2D-S Digital Control OE

**Block Diagram** 

### 3 Description

The TS3USB221E is a high-bandwidth switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The TS3USB221E is designed for low bit-tobit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).


The TS3USB221E integrates ESD protection cells on all pins, is available in a SON package (3 mm x 3 mm) as well as in a tiny µQFN package (2 mm x 1.5 mm) and is characterized over the free-air temperature range from -40°C to 85°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE BODY SIZE (NO			
TS3USB221E	VSON (10)	3.00 mm × 3.00 mm		
	UQFN (10)	1.50 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic, Each FET Switch (SW)



EN is the internal enable signal applied to the switch.



#### **Table of Contents**

1	Features 1	8	Detailed Description	12
2	Applications 1		8.1 Overview	12
3	Description 1		8.2 Functional Block Diagram	12
4	Revision History2		8.3 Feature Description	12
5	Pin Configuration and Functions		8.4 Device Functional Modes	1
6	Specifications	9	Application and Implementation	1
-	6.1 Absolute Maximum Ratings		9.1 Application Information	13
	6.2 ESD Ratings		9.2 Typical Application	13
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	18
	6.4 Thermal Information	11	Layout	18
	6.5 Electrical Characteristics5		11.1 Layout Guidelines	1
	6.6 Dynamic Electrical Characteristics, V <sub>CC</sub> = 3.3 V		11.2 Layout Example	10
	±10%6	12		
	6.7 Dynamic Electrical Characteristics, V <sub>CC</sub> = 2.5 V		12.1 Documentation Support	
	±10% 6		12.2 Trademarks	
	6.8 Switching Characteristics, V <sub>CC</sub> = 3.3 V ±10% 6		12.3 Electrostatic Discharge Caution	1
	6.9 Switching Characteristics, V <sub>CC</sub> = 2.5 V ±10% 6		12.4 Glossary	1
	6.10 Typical Characteristics 7	13	-	
7	Parameter Measurement Information 8	.0	Information	1

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (July 2012) to Revision C

**Page** 


Added Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Removed Ordering Information table


#### Changes from Revision A (February 2010) to Revision B


Page



# 5 Pin Configuration and Functions







**Pin Functions** 

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
1D+	1	I/O	USB port 1	
1D-	2	I/O		
2D+	3	I/O	USB port 2	
2D-	4	I/O		
GND	5	_	Ground	
ŌE	6	1	Bus-switch enable	
D-	7	I/O	Common USB port	
D+	8	I/O		
S	9	I	Select input	
V <sub>CC</sub>	10	_	Supply voltage	

Copyright © 2009–2015, Texas Instruments Incorporated



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	4.6	V
V <sub>IN</sub>	Control input voltage (2)(3)		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage <sup>(2)(3)(4)</sup>		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±120	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
0	Dealers the world in a dealer (6)	DRC package		48.7	900
$\theta_{JA}$	Package thermal impedance (6)	RSE package		243	°C/W
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except GND, $\overline{\text{OE}}$ , S and $V_{\text{CC}}$	±12000	
			Pins GND, $\overline{OE}$ , S and $V_{CC}$	±7000	V
		Charged-device model (CDM), per JEDEC	All pins except GND, $\overline{\text{OE}}$ , S and $V_{\text{CC}}$	±7000	V
			Pins GND, $\overline{OE}$ , S and $V_{CC}$	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

See (1)

See	•				
			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
V <sub>IH</sub>	High-level control input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.46 × V <sub>CC</sub>		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.46 × V <sub>CC</sub>		V
\/	Low-level control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$0.25 \times V_{CC}$	V
$V_{IL}$		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		$0.25 \times V_{CC}$	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
$T_A$	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.

<sup>(5)</sup> I<sub>I</sub> and I<sub>O</sub> are used to denote specific conditions for I<sub>I/O</sub>.

<sup>(6)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		TS3US	TS3USB221E		
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	RSE (UQFN)	UNIT	
		10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	57.7	169.8		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	87.7	84.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	32.6	94.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	8.2	5.7	C/VV	
ΨЈВ	Junction-to-board characterization parameter	32.8	94.9		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	18.5	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (1)

PARA	METER	•	TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3.6 V, 2.7 V,	I <sub>I</sub> = -18 mA				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, 2.7 V, 0 V,	V <sub>IN</sub> = 0 V to 3.6 V				±1	μΑ
I <sub>OZ</sub> <sup>(3)</sup>		V <sub>CC</sub> = 3.6 V, 2.7 V, V <sub>O</sub> = 0 V to 5.25 V, V <sub>I</sub> = 0 V,	V <sub>IN</sub> = V <sub>CC</sub> or GND, Switch OFF				±1	μΑ
			$V_{I/O} = 0 V \text{ to } 5.25 V$				±2	
$I_{OFF}$		V <sub>CC</sub> = 0 V	$V_{I/O} = 0 V \text{ to } 3.6 V$				±2	μΑ
			$V_{I/O} = 0 V \text{ to } 2.7 V$				±1	
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} = V_{CC} \text{ or GND},$	$I_{I/O} = 0 \text{ V},$ Switch ON or OFF				30	μΑ
I <sub>CC</sub> (low power mode)		V <sub>CC</sub> = 3.6 V, 2.7 V, V <sub>IN</sub> = V <sub>CC</sub> or GND	Switch disabled (OE in high state)				1	μΑ
I <sub>CC</sub> <sup>(4)</sup>	Control	One input at 1.8 V,	V <sub>CC</sub> = 3.6 V				20	
ICC, ,	inputs	Other inputs at V <sub>CC</sub> or GND	$V_{CC} = 2.7 \text{ V}$				0.5	μΑ
C <sub>in</sub>	Control inputs	V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{IN} = 3.3 \text{ V or } 0 \text{ V}$			1.5	2.5	pF
$C_{io(OFF}$		V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch OFF		3.5	5	pF
$C_{io(ON)}$		V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch ON		6	7.5	pF
		V 2V22V	$V_I = 0 V$ ,	$I_O = 30 \text{ mA}$		3	6	Ω
r <sub>ON</sub> <sup>(5)</sup>		$V_{CC} = 3 \text{ V}, 2.3 \text{ V}$	$V_1 = 2.4 V$ ,	$I_O = -15 \text{ mA}$		3.4	6	12
۸۰		V - 2 V 2 2 V	$V_I = 0 V$ ,	$I_O = 30 \text{ mA}$		0.2		Ω
Δr <sub>ON</sub>		V <sub>CC</sub> = 3 V, 2.3 V	$V_{I} = 1.7,$	$I_O = -15 \text{ mA}$		0.2		32
		V <sub>CC</sub> = 3 V, 2.3 V	V <sub>I</sub> = 0 V,	I <sub>O</sub> = 30 mA		1		
r <sub>ON(flat)</sub>		v <sub>CC</sub> = 3 v, 2.3 v	$V_1 = 1.7$ ,	$I_O = -15 \text{ mA}$		1		Ω

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC}=3.3~V$  (unless otherwise noted),  $T_A=25C$ . For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



## 6.6 Dynamic Electrical Characteristics, V<sub>CC</sub> = 3.3 V ±10%

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3$  V ±10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 , f = 250 MHz	-40	dB
O <sub>IRR</sub>	OFF isolation	R <sub>L</sub> = 50 , f = 250 MHz	-40	dB
BW	Bandwidth (-3 dB)	R <sub>L</sub> = 50	1	GHz

(1) For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

## 6.7 Dynamic Electrical Characteristics, $V_{CC} = 2.5 \text{ V} \pm 10\%$

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 2.5$  V ±10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 , f = 250 MHz	-39	dB
O <sub>IRR</sub>	OFF isolation	$R_L = 50$ , $f = 250 \text{ MHz}$	-40	dB
BW	Bandwidth (3 dB)	R <sub>L</sub> = 50	1	GHz

(1) For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

## 6.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 10\%$

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V

	PARAMETER			TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)</sup> (3)			0.25		ns
t <sub>ON</sub> Line enable time	Line analyla time	S to D, nD			30	
	Line enable time	OE to D, nD			17	ns
	Line disable time	S to D, nD			12	
t <sub>OFF</sub>		OE to D, nD			10	ns
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of the same outp	Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})^{(2)}$		0.1	0.2	ns

<sup>(1)</sup> For Maximum or Minimum conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

### 6.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 10\%$

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 2.5$  V ±10%, GND = 0 V

	PARAME	TER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)</sup> (3)			0.25		ns
	Line enable time	S to D, nD			50	no
t <sub>ON</sub>		OE to D, nD			32	ns
	Line disable time	S to D, nD			23	
t <sub>OFF</sub>		OE to D, nD			12	ns
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of t	Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})^{(2)}$		0.1	0.2	ns

<sup>(1)</sup> For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

<sup>(2)</sup> Specified by design


The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Because this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Specified by design

The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Because this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.




# 6.10 Typical Characteristics




# TEXAS INSTRUMENTS

#### 7 Parameter Measurement Information



- (1) All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 W, t<sub>r</sub><5 ns, t<sub>f</sub><5 ns.
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Turnon (T<sub>ON</sub>) and Turnoff Time (T<sub>OFF</sub>)




Channel OFF: 1D to D  $V_{CTRL} = V_{CC}$  or GND

Network Analyzer Setup

Source Power = 0 dBm
(632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 7. OFF Isolation (O<sub>ISO</sub>)



Channel ON: 1D to D
Channel OFF: 2D to D
V<sub>CTRL</sub> = V<sub>CC</sub> or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at  $50-\Omega$  load) DC Bias = 350 mV

Figure 8. Crosstalk (X<sub>TALK</sub>)



## **Parameter Measurement Information (continued)**




Figure 9. Bandwidth (BW)






Figure 10. Propagation Delay



## **Parameter Measurement Information (continued)**





 $\mathbf{t}_{\scriptscriptstyle{\text{SK}(\text{O})}} = |\ \mathbf{t}_{\scriptscriptstyle{\text{PLH1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PLH2}}}|\ \text{or}\ |\ \mathbf{t}_{\scriptscriptstyle{\text{PHL1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PHL2}}}|$ 

OUTPUT SKEW  $t_{_{\rm SK(P)}}$ 

Figure 11. Skew Test




Figure 12. ON-State Resistance (R<sub>on</sub>)



## **Parameter Measurement Information (continued)**




Figure 13. OFF-State Leakage Current




Figure 14. Capacitance

Copyright © 2009–2015, Texas Instruments Incorporated



## 8 Detailed Description


#### 8.1 Overview

The TS3USB221E device is a 2-channel SPDT switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that reduces the power consumption to 1 µA for portable applications with a battery or limited power budget.

The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB221E device integrates ESD protection cells on all pins, is available in a tiny  $\mu$ QFN package (2 mm × 1.5 mm) and is characterized over the free-air temperature range from -40°C to 85°C.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Low Power Mode

The TS3USB221E has a low power mode that reduces the power consumption to 1  $\mu$ A when the device is not in use. To put the device in low power mode and disable the switch, the bus-switch enable pin  $\overline{OE}$  must be supplied with a logic high signal.

#### 8.4 Device Functional Modes

**Table 1. Truth Table** 

S	ŌĒ	FUNCTION
X	Н	Disconnect
L	L	D = 1D
Н	L	D = 2D



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB221E solution can effectively expand the limited USB I/Os by switching between multiple USB buses in order to interface them to a single USB hub or controller. TS3USB221E can also be used to connect a single controller to two USB connectors.

## 9.2 Typical Application




Figure 15. Simplified Schematic

#### 9.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed.

TI recommends that the digital control pins S and  $\overline{OE}$  be pulled up to  $V_{CC}$  or down to GND to avoid undesired switch positions that could result from the floating pin.

#### 9.2.2 Detailed Design Procedure


The TS3USB221E can be properly operated without any external components. However, it is recommended that unused pins should be connected to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device.

Copyright © 2009–2015, Texas Instruments Incorporated



# **Typical Application (continued)**

## 9.2.3 Application Curves





## 10 Power Supply Recommendations

Power to the device is supplied through the V<sub>CC</sub> pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V<sub>CC</sub> to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

### Layout

#### 11.1 Layout Guidelines

Place supply bypass capacitors as close to  $V_{CC}$  pin as possible and avoid placing the bypass caps near the D+/D- traces.

The high speed D+/D- traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (V<sub>CC</sub> or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 19.




Figure 19. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see High Speed Layout Guidelines (SCAA082) and USB 2.0 Board Design and Layout Guidelines (SPRAAR7).



### 11.2 Layout Example




Figure 20. Package Layout Diagram



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- High Speed Layout Guidelines, SCAA082
- USB 2.0 Board Design and Layout Guidelines, SPRAAR7

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2015, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

25-Oct-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USB221EDRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVM	Samples
TS3USB221ERSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(LGO ~ LGR ~ LGV)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

25-Oct-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Feb-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221EDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3USB221ERSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
TS3USB221ERSER	UQFN	RSE	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1

www.ti.com 18-Feb-2015



\*All dimensions are nominal

7 III GITTIOTOTOTO GITO TTOTTIITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221EDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TS3USB221ERSER	UQFN	RSE	10	3000	202.0	201.0	28.0
TS3USB221ERSER	UQFN	RSE	10	3000	203.0	203.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No—Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



# DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

# DRC (S-PVSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation UEFD.



# RSE (R-PUQFN-N10)

### PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity