# 1. Description


## 1.1. Project

Project Name	TrueSTUDIO
Board Name	TrueSTUDIO
Generated with:	STM32CubeMX 4.24.0
Date	04/19/2018

## 1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L496ZGTxP
MCU Package	LQFP144
MCU Pin number	144

## 2. Pinout Configuration



# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)		(-)	
1	PE2 *	I/O	GPIO_Input	
2	PE3	I/O	SAI1_SD_B	
3	PE4 *	I/O	GPIO_Input	
4	PE5 *	I/O	GPIO_Input	
6	VBAT	Power	·	
7	PC13	I/O	SYS_WKUP2	
8	PC14-OSC32_IN (PC14)	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT (PC15)	I/O	RCC_OSC32_OUT	
10	PF0	I/O	I2C2_SDA	
11	PF1	I/O	I2C2_SCL	
12	PF2 *	I/O	GPIO_Input	
13	PF3	I/O	ADC3_IN6	
16	VSS	Power		
17	VDD	Power		
18	PF6	I/O	TIM5_CH1	
19	PF7	I/O	TIM5_CH2	
20	PF8	I/O	TIM5_CH3	
21	PF9	I/O	TIM5_CH4	
22	PF10 *	I/O	EVENTOUT	
23	PH0-OSC_IN (PH0)	I/O	RCC_OSC_IN	
25	NRST	Reset		
26	PC0 *	I/O	GPIO_Output	
27	PC1 *	I/O	GPIO_Output	
28	PC2 *	I/O	GPIO_Output	
29	PC3 *	I/O	GPIO_Output	
30	VSSA	Power		
31	VREF-	Power		
32	VREF+	MonolO	VREFBUF_OUT	
33	VDDA	Power		
34	PA0	I/O	USART2_CTS	
36	PA2	I/O	USART2_TX	
38	VSS	Power		
39	VDD	Power		
42	PA6	I/O	USART3_CTS	
44	PC4	I/O	USART3_TX	
45	PC5	I/O	USART3_RX	


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
LQII III	reset)		r unotion(s)	
47	PB1	I/O	USART3_RTS	
49	PF11	1/0	ADC1_EXTI11	
50	PF12 *	1/0	GPIO_Output	
51	VSS	Power	GFIO_Output	
52	VDD	Power		
53	PF13 *	I/O	GPIO_Input	
54	PF14	I/O	I2C4_SCL	
55	PF15	1/0	ADC1_EXTI15	
56	PG0 *	1/0	GPIO_Input	
57	PG1 *	1/0	GPIO_Input	
58	PE7 *	I/O	GPIO_Input	
59	PE8	I/O	SAI1_SCK_B	
60	PE9	I/O	SAI1_FS_B	
61	VSS	Power	0,411_1 0_5	
62	VDD	Power		
63	PE10	I/O	SAI1_MCLK_B	
64	PE11 *	1/0	GPIO_Output	
65	PE12 *	I/O	GPIO_Output	
66	PE13	I/O	SPI1_SCK	
67	PE14	I/O	SPI1_MISO	
68	PE15	I/O	SPI1_MOSI	
69	PB10 *	I/O	GPIO_Input	
70	VDD12	Power	0. 10_mpax	
71	VSS	Power		
72	VDD	Power		
73	PB12 *	I/O	GPIO_Input	
74	PB13	I/O	SAI2_SCK_A	
75	PB14 *	I/O	GPIO_Input	
78	PD9 *	I/O	GPIO_Input	
79	PD10 *	I/O	GPIO_Input	
80	PD11	I/O	SAI2_SD_A	
81	PD12	I/O	SAI2_FS_A	
82	PD13	I/O	I2C4_SDA	
83	VSS	Power		
84	VDD	Power		
85	PD14 *	I/O	GPIO_Input	
86	PD15 *	I/O	GPIO_Input	
89	PG4 *	I/O	EVENTOUT	
92	PG7	I/O	I2C3_SCL	
			<del>-</del>	•

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
93	PG8	I/O	I2C3_SDA	
94	VSS	Power		
95	VDDIO2	Power		
98	PC8 *	I/O	GPIO_Input	
99	PC9 *	I/O	GPIO_Output	
100	PA8	I/O	RCC_MCO	
101	PA9	I/O	USB_OTG_FS_VBUS	
103	PA11	I/O	USB_OTG_FS_DM	
104	PA12	I/O	USB_OTG_FS_DP	
105	PA13 (JTMS/SWDIO)	I/O	SYS_JTMS-SWDIO	
106	VDDUSB	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14 (JTCK/SWCLK)	I/O	SYS_JTCK-SWCLK	
111	PC10	I/O	SPI3_SCK	
112	PC11	I/O	SPI3_MISO	
113	PC12	I/O	SPI3_MOSI	
114	PD0 *	I/O	GPIO_Input	
115	PD1 *	I/O	GPIO_Input	
116	PD2 *	I/O	GPIO_Input	
117	PD3 *	I/O	GPIO_Output	
118	PD4	I/O	USART2_RTS	
119	PD5 *	I/O	GPIO_Output	
120	VSS	Power		
121	VDD	Power		
122	PD6	I/O	USART2_RX	
123	PD7 *	I/O	GPIO_Input	
124	PG9	I/O	USART1_TX	
125	PG10	I/O	USART1_RX	
126	PG11	I/O	USART1_CTS	
127	PG12	I/O	USART1_RTS	
128	PG13	I/O	I2C1_SDA	
129	PG14	I/O	I2C1_SCL	
130	VSS	Power	<u> </u>	
131	VDDIO2	Power		
132	PB3 (JTDO/TRACESWO) *	1/0	GPIO_Input	
134	PB5 *	I/O	GPIO_Input	
135	PB6 *	I/O	GPIO_Input	
136	PB7 *	I/O	GPIO_Input	
		., •		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
138	PB8	I/O	TIM16_CH1	
140	PE0 *	I/O	EVENTOUT	
141	PE1	I/O	TIM17_CH1	
142	VDD12	Power		
143	VSS	Power		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

## 4. Clock Tree Configuration



Page 7

## 5. IPs and Middleware Configuration

## 5.1. ADC1

mode: Temperature Sensor Channel

mode: Vbat Channel mode: Vrefint Channel

Conversion Trigger: Regular and Injected Conversion Trigger

## 5.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler Asynchronous clock mode divided by 1

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source EXTI Line11

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel Temperature Sensor

Sampling Time 2.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

## 5.2. ADC3

IN6: IN6 Single-ended

## 5.2.1. Parameter Settings:

### ADC\_Settings:

Clock Prescaler Asynchronous clock mode divided by 1

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 6
Sampling Time 2.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

## 5.3. CRC

mode: Activated

## 5.3.1. Parameter Settings:

#### **Basic Parameters:**

Default Polynomial State Enable
Default Init Value State Enable

**Advanced Parameters:** 

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

## 5.4. DFSDM1

mode: Parallel input mode: Parallel input

### 5.4.1. Filter 0:

#### regular channel selection:

regular channel selection Channel 0 \*

Continuous Mode Continuous Mode
Trigger to start regular conversion Software trigger

Fast Mode Disable
Dma Mode Disable

#### injected channel selection:

Channel0 as injected channel Disable Disable Channel1 as injected channel Disable Channel2 as injected channel Channel3 as injected channel Disable Channel4 as injected channel Disable Disable Channel5 as injected channel Disable Channel6 as injected channel Channel7 as injected channel Disable

#### Filter parameters:

Sinc Order FastSinc filter type

Fosr 1 losr 1

#### 5.4.2. Filter 1:

#### regular channel selection:

regular channel selection

Channel 1 \*

Continuous Mode

Continuous Mode

Trigger to start regular conversion

Software trigger

Fast Mode

Disable

Dma Mode Disable

#### injected channel selection:

Channel0 as injected channel Disable Channel1 as injected channel Disable Disable Channel2 as injected channel Channel3 as injected channel Disable Channel4 as injected channel Disable Disable Channel5 as injected channel Channel6 as injected channel Disable Channel7 as injected channel Disable

#### Filter parameters:

Sinc Order FastSinc filter type

Fosr 1 losr 1

#### 5.4.3. Filter 2:

#### regular channel selection:

regular channel selection - None -

#### injected channel selection:

Channel0 as injected channel Disable Disable Channel1 as injected channel Channel2 as injected channel Disable Channel3 as injected channel Disable Channel4 as injected channel Disable Disable Channel5 as injected channel Disable Channel6 as injected channel Channel7 as injected channel Disable

## 5.4.4. Filter 3:

regular channel selection:

regular channel selection - None -

injected channel selection:

Disable Channel0 as injected channel Disable Channel1 as injected channel Disable Channel2 as injected channel Disable Channel3 as injected channel Disable Channel4 as injected channel Disable Channel5 as injected channel Disable Channel6 as injected channel Disable Channel7 as injected channel

#### 5.4.5. Channel 0:

**Channel 0 Parallel input selection:** 

Multiplexer\_Internal\_CH0 Data are taken from internal register

Channel 0 parameters:

Data Packing Standard data packing mode

Right Bit Shift 0x00 \*

## 5.4.6. Channel 1:

**Channel 1 Parallel input selection:** 

Multiplexer\_Internal\_CH1 Data are taken from internal register

**Channel 1 parameters:** 

Data Packing Standard data packing mode

Right Bit Shift 0x00 \*

## 5.5. DMA2D

mode: Activated

## 5.5.1. Parameter Settings:

**Basic Parameters:** 

Transfer Mode Memory to Memory
Color Mode ARGB8888

Output Offset 0

**Foreground layer Configuration:** 

DMA2D Input Color Mode ARGB8888

DMA2D ALPHA MODE

No modification of the alpha channel value

Input Alpha 0
Input Offset 0

DMA2D ALPHA Inversion Regular Alpha

DMA2D Red and Blue swap Regular mode (RGB or ARGB)

## 5.6. I2C1

12C: 12C

## 5.6.1. Parameter Settings:

#### Timing configuration:

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled
Timing 0x10909CEC

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

## 5.7. I2C2

12C: 12C

## 5.7.1. Parameter Settings:

## **Timing configuration:**

I2C Speed Mode Fast Mode \*

I2C Speed Frequency (KHz)400Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing **0x0010061A** \*

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

5.8. I2C3

12C: 12C

## 5.8.1. Parameter Settings:

## **Timing configuration:**

I2C Speed Mode Fast Mode \*

I2C Speed Frequency (KHz)400Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x0010061A \*

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

## 5.9. I2C4

#### 12C: 12C

## 5.9.1. Parameter Settings:

### Timing configuration:

I2C Speed ModeFast Mode \*I2C Speed Frequency (KHz)400Rise Time (ns)0Fall Time (ns)0

Coefficient of Digital Filter 0
Analog Filter Enabled

Timing 0x0010061A \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

## 5.10. RCC

High Speed Clock (HSE): BYPASS Clock Source

Low Speed Clock (LSE): Crystal/Ceramic Resonator

mode: Master Clock Output

**CRS SYNC: CRS SYNC Source USB** 

## 5.10.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Disabled
Data Cache Enabled

Flash Latency(WS) 4 WS (5 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 64
MSI Calibration Value 0

MSI Auto Calibration Disabled
HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

LSE Drive Capability

LSE oscillator low drive capability

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

**CRS Parameters:** 

CRS Synchro Divider

CRS Synchro Polarity Active on rising edge

CRS Synchro Reload Value Type Automatic
CRS Synchro frequency (Hz) 1000
Error limit Value 34
HSI48 Calibration Value 32

## 5.11. RNG

mode: Activated

## 5.12. RTC

mode: Activate Clock Source

mode: Activate Calendar Alarm A: Internal Alarm A Alarm B: Internal Alarm B WakeUp: Internal WakeUp

## 5.12.1. Parameter Settings:

#### General:

Hour Format Hourformat 24

Asynchronous Predivider value 127
Synchronous Predivider value 255

#### **Calendar Time:**

Data Format Binary data format \*

 Hours
 0

 Minutes
 0

 Seconds
 0

Day Light Saving: value of hour adjustment Daylightsaving None Store Operation Storeoperation Reset

#### **Calendar Date:**

Week Day Monday
Month January

Date 1

Year **80** \*

Alarm A:

Hours 0
Minutes 0
Seconds 0
Sub Seconds 0

Alarm Mask Date Week day

Alarm Mask Hours

Disable

Alarm Mask Minutes

Disable

Alarm Mask Seconds

Disable

Alarm Sub Second Mask

All Alarm SS fields are masked.

Alarm Date Week Day Sel Date
Alarm Date 1

Alarm B:

Hours 0
Minutes 0
Seconds 0
Sub Seconds 0

Alarm Mask Date Week day Disable
Alarm Mask Hours Disable
Alarm Mask Minutes Disable
Alarm Mask Seconds Disable

Alarm Sub Second Mask All Alarm SS fields are masked.

Alarm Date Week Day Sel Date
Alarm Date 1

Wake UP:

Wake Up Clock RTCCLK / 16

Wake Up Counter 0

## 5.13. SAI1

**Mode: Master with Master Clock Out** 

mode: I2S/PCM Protocol

## 5.13.1. Parameter Settings:

SAIB:

**Basic Parameters** 

Audio Mode Master Transmit

Output Mode Stereo

Companding Mode No companding mode

SAI SD Line Output Mode Driven

Protocol Parameters

Protocol I2S Standard
Data Size 16 Bits
Number of Slots (only Even Values) 2

**Clock Parameters** 

Master Clock Divider Enabled
Audio Frequency 192 KHz
Real Audio Frequency 0
Error between Selected 0

**Advanced Parameters** 

Fifo Threshold Empty
Output Drive Disabled
Synchronization External Disabled

## 5.14. SAI2

Mode: Asynchronous Slave mode: I2S/PCM Protocol

## 5.14.1. Parameter Settings:

#### SAI A:

**Basic Parameters** 

Audio Mode Slave Receive

Output Mode Stereo

Companding Mode No companding mode

SAI SD Line Output Mode Driven

**Protocol Parameters** 

Protocol I2S Standard

Data Size 16 Bits

Number of Slots (only Even Values) 2

Clock Parameters

Advanced Parameters

Fifo Threshold Empty
Output Drive Disabled
Synchronization External Disabled

## 5.15. SPI1

**Mode: Full-Duplex Master** 

## 5.15.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 8 Bits \*

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate)

Baud Rate 20.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

## 5.16. SPI3

**Mode: Full-Duplex Master** 

## 5.16.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 8 Bits \*

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 4 \*

Baud Rate 20.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

## 5.17. SYS

**Debug: Serial Wire** 

mode: System Wake-Up 2

Power Voltage Detector In: Power Voltage Detector In (Internal analog voltage)

**VREFBUF Mode: Internal voltage reference** 

**Timebase Source: TIM2** 

## 5.17.1. Parameter Settings:

#### Programmable\_Voltage\_Detector\_Settings:

PVD detection Level PWR PVD LEVEL 0 (2.0 V)
PWR PVD Mode basic mode is used

Voltage\_Reference\_Buffer\_Settings:

Trimming Mode Factory Trimming

Internal Voltage reference scale SCALE 0: around 2.048 V

#### 5.18. TIM1

Clock Source : Internal Clock

## 5.18.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

## 5.19. TIM5

**Clock Source: Internal Clock** 

Channel1: Input Capture direct mode Channel2: Input Capture direct mode Channel3: Input Capture direct mode Channel4: Input Capture direct mode

## 5.19.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

#### **Input Capture Channel 1:**

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

#### **Input Capture Channel 2:**

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value)

#### **Input Capture Channel 3:**

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division
Input Filter (4 bits value) 0

#### **Input Capture Channel 4:**

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

## 5.20. TIM16

mode: Activated

**Channel1: Output Compare CH1** 

## 5.20.1. Parameter Settings:

## **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

Digital Input
COMP1
Disable
COMP2
Disable
DFSDM
Disable

## **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

#### **Output Compare Channel 1:**

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0
CH Polarity High
CH Idle State Reset

## 5.21. TIM17

mode: Activated

## **Channel1: Output Compare CH1**

## 5.21.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

## **Break And Dead Time management - BRK Configuration:**

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

Digital Input
 COMP1
 COMP2
 Disable
 DFSDM
 Disable

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

#### **Output Compare Channel 1:**

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0
CH Polarity High
CH Idle State Reset

## 5.22. USART1

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

## 5.22.1. Parameter Settings:

### **Basic Parameters:**

Baud Rate 115200

Word Length 7 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

## 5.23, USART2

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

## 5.23.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 7 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Auto Baudrate Disable
TX Pin Active Level Inversion Disable
RX Pin Active Level Inversion Disable
Data Inversion Disable
TX and RX Pins Swapping Disable

Overrun Enable
DMA on RX Error Enable
MSB First Disable

## 5.24. USART3

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

## 5.24.1. Parameter Settings:

## **Basic Parameters:**

Baud Rate 115200

Word Length 7 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

#### **Advanced Features:**

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Disable Data Inversion Disable TX and RX Pins Swapping Enable Overrun DMA on RX Error Enable MSB First Disable

## 5.25. USB\_OTG\_FS

Mode: Device\_Only

Activate\_VBUS: VBUS sensing

## 5.25.1. Parameter Settings:

Speed Full Speed 12MBit/s

Endpoint 0 Max Packet size 64 Bytes

Enable internal IP DMA Disabled
Low power Disabled
Battery charging Enabled
Link Power Management Disabled
Use dedicated end point 1 interrupt Disabled
VBUS sensing Enabled
Signal start of frame Disabled

## 5.26. FREERTOS

mode: Enabled

## 5.26.1. Config parameters:

#### **Versions:**

FreeRTOS version 9.0.0
CMSIS-RTOS version 1.02

#### Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

 TICK\_RATE\_HZ
 1000

 MAX\_PRIORITIES
 7

 MINIMAL\_STACK\_SIZE
 128

 MAX\_TASK\_NAME\_LEN
 16

 USE\_16\_BIT\_TICKS
 Disabled

IDLE\_SHOULD\_YIELD Enabled
USE\_MUTEXES Enabled
USE\_RECURSIVE\_MUTEXES Disabled
USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled

ENABLE\_BACKWARD\_COMPATIBILITY Enabled

USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled
USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled

#### Memory management settings:

Memory AllocationDynamicTOTAL\_HEAP\_SIZE3000Memory Management schemeheap\_4

#### **Hook function related definitions:**

USE\_IDLE\_HOOK Disabled

USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

## Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

## Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 5.26.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled Disabled vTaskCleanUpResources vTaskSuspend Enabled vTaskDelayUntil Disabled Enabled vTaskDelay xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Disabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled xEventGroupSetBitFromISR Disabled xTimerPendFunctionCall Disabled Disabled xTaskAbortDelay xTaskGetHandle Disabled \* User modified value

# 6. System Configuration

## 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PF11	ADC1_EXTI11	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PF15	ADC1_EXTI15	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
ADC3	PF3	ADC3_IN6	Analog mode for ADC conversion	No pull-up and no pull-down	n/a	
I2C1	PG13	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High *	
	PG14	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High	
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up	Very High	
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up	Very High	
I2C3	PG7	I2C3_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PG8	I2C3_SDA	Alternate Function Open Drain	Pull-up	Very High	
I2C4	PF14	I2C4_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PD13	I2C4_SDA	Alternate Function Open Drain	Pull-up	Very High	
RCC	PC14- OSC32_IN (PC14)	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T (PC15)	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN (PH0)	RCC_OSC_IN	n/a	n/a	n/a	
	PA8	RCC_MCO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SAI1	PE3	SAI1_SD_B	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE8	SAI1_SCK_B	Alternate Function Push Pull	No pull-up and no pull-down	Low	

	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PE9	SAI1_FS_B	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE10	SAI1_MCLK_B	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SAI2	PB13	SAI2_SCK_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD11	SAI2_SD_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	SAI2_FS_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI1	PE13	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI3	PC10	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PC13	SYS_WKUP2	n/a	n/a	n/a	
	VREF+	VREFBUF_OUT	n/a	n/a	n/a	
	PA13 (JTMS/SWDI O)	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14 (JTCK/SWC LK)	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM5	PF6	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF7	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF8	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF9	TIM5_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM16	PB8	TIM16_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM17	PE1	TIM17_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PG9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG11	USART1_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG12	USART1_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
USART2	PA0	USART2_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD4	USART2_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART3	PA6	USART3_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC4	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC5	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB1	USART3_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USB_OTG_ FS	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PE2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE4	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PF2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PF10	EVENTOUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PC3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PF12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PF13	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PG0	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PG1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PB12	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PB14	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD9	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD14	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD15	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PG4	EVENTOUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC8	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD0	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PD3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PB3	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	(JTDO/TRA					
	CESWO)					
	PB5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PB6	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PB7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE0	EVENTOUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	

## 6.2. DMA configuration

nothing configured in DMA service

## 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Prefetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	15	0	
System tick timer	true	15	0	
TIM2 global interrupt	true	0	0	
DFSDM1 filter0 global interrupt	true	0	0	
DFSDM1 filter1 global interrupt	true	0	0	
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38		unused		
RTC tamper and time stamp, CSS on LSE interrupts through EXTI line 19		unused		
RTC wake-up interrupt through EXTI line 20		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
ADC1 and ADC2 interrupts		unused		
TIM1 break interrupt and TIM15 global interrupt		unused		
TIM1 update interrupt and TIM16 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM17 global interrupt		unused		
TIM1 capture compare interrupt		unused		
I2C1 event interrupt		unused		
I2C1 error interrupt		unused		
I2C2 event interrupt		unused		
I2C2 error interrupt		unused		
SPI1 global interrupt		unused		
USART1 global interrupt		unused		
USART2 global interrupt		unused		
USART3 global interrupt	unused			
EXTI line[15:10] interrupts	unused			
RTC alarm interrupt through EXTI line 18	unused			
ADC3 global interrupt	unused			
TIM5 global interrupt	unused			
SPI3 global interrupt		unused		
USB OTG FS global interrupt		unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
I2C3 event interrupt		unused	
I2C3 error interrupt		unused	
SAI1 global interrupt		unused	
SAI2 global interrupt		unused	
HASH and RNG global interrupts		unused	
FPU global interrupt		unused	
CRS global interrupt		unused	
I2C4 event interrupt		unused	
I2C4 error interrupt		unused	
DMA2D global interrupt		unused	

<sup>\*</sup> User modified value

# 7. Power Consumption Calculator report

## 7.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
мси	STM32L496ZGTxP
Datasheet	029173_Rev2

#### 7.2. Parameter Selection

Temperature	25
	3.6

#### 7.3. SMPS Selection

SMPS	SMPS1_User
Vin	3.3 V
Vout	1.2 V
OffCurrent	250.0 nA
QCurrent	500.0 nA
Efficiency	85 %


## 7.4. Sequence

Step	Step1	
Mode	RUN	
SMPS	CONNECTED	
Vdd	3.6	
Voltage Source	Battery	
Range	Range1-High	
Fetch Type	FLASH	
Clock Configuration	HSE BYP PLL Flash-ON	
Clock Source Frequency	4 MHz	
CPU Frequency	80 MHz	
Peripherals	ADC1:fs_10_ksps ADC2:fs_10_ksps ADC3:fs_10_ksps AHB_APB1_Bridge AHB_APB2_Bridge CAN1 CAN2 CRC DAC1:OUT1+OUT2-Buffer_OFF- Middle_code DCMI DFSDM1 DMA1 DMA2 DMA2D FMC FW GPIOA GPIOB GPIOC GPIOD GPIOE GPIOF GPIOG GPIOH I2C1 I2C2 I2C3 I2C4 IWDG LCD:Buffer_OFF LPTIM1 LPTIM2 LPUART1 OPAMP1:Low_Power OPAMP2:Low_Power PVD/BOR PWR QUADSPI RNG RTC SAI1 SAI2 SDMMC1 SPI1 SPI2 SPI3 SWPMI1 SYS- VREFBUF/COMP1:COMP_High_Speed- Square_VREFBUF_OFF SYS- VREFBUF/COMP2:COMP_High_Speed- Square_VREFBUF_OFF TIM1 TIM2 TIM3 TIM4 TIM5 TIM6 TIM7 TIM8 TIM15 TIM16 TIM17 TS TSC UART4 UART5 USART1 USART2 USART3 USB_OTG_FS WWDG	
Additional Cons.	0 mA	
Average Current	25.41 mA	
Duration	1 ms	
DMIPS	0.0	
Та Мах	102.07	
Category	Measurements	

## 7.5. RESULTS

Sequence Time	1 ms	Average Current	25.41 mA
Battery Life	0	Average DMIPS	100.0 DMIPS

## 7.6. Chart



# 8. Software Project

## 8.1. Project Settings

Name	Value	
Project Name	TrueSTUDIO	
Project Folder	\\Mac\Home\nfs_ds_nfs\git\HFT-Core-ModuleSW\SW\TrueSTUDIO	
Toolchain / IDE	TrueSTUDIO	
Firmware Package Name and Version	STM32Cube FW_L4 V1.11.0	

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

9. Software	Pack I	Report
-------------	--------	--------