

# **bq24193 I<sup>2</sup>C Controlled 4.5-A Single Cell USB/Adapter Charger with Narrow VDC Power Path Management and USB OTG**

## **1 Features**

- High Efficiency 4.5-A Switch Mode Charger
  - 92% Charge Efficiency at 2 A, 90% at 4 A
  - Accelerate Charge Time by Battery Path Impedance Compensation
- Highest Battery Discharge Efficiency with 12-mΩ Battery Discharge MOSFET up to 9-A Discharge Current
- Single Input USB-compliant/Adapter Charger
  - USB Host or Charging Port D+/D- Detection Compatible to USB Battery Charger Spec 1.2
  - Input Voltage and Current Limit Supports USB2.0 and USB3.0
  - Input Current Limit: 100 mA, 150 mA, 500 mA, 900 mA, 1.2 A, 1.5 A, 2 A and 3 A
- 3.9-V to 17-V Input Operating Voltage Range
  - Support All Kinds of Adapter with Input Voltage DPM Regulation
- USB OTG 5 V at 1.3 A Synchronous Boost Converter Operation
  - 93% 5-V Boost Efficiency at 1 A
- Narrow VDC (NVDC) Power Path Management
  - Instant-on Works with No Battery or Deeply Discharged Battery
  - Ideal Diode Operation in Battery Supplement Mode
- 1.5-MHz Switching Frequency for Low Profile Inductor
- Autonomous Battery Charging with or without Host Management
  - Battery Charge Enable
  - Battery Charge Preconditioning
  - Charge Termination and Recharge
- High Accuracy (0°C to 125°C)
  - ±0.5% Charge Voltage Regulation
  - ±7% Charge Current Regulation
  - ±7.5% Input Current Regulation
  - ±2% Output Regulation in Boost Mode
- High Integration
  - Power Path Management
  - Synchronous Switching MOSFETs
  - Integrated Current Sensing
  - Bootstrap Diode
  - Internal Loop Compensation

- Safety
  - Battery Temperature Sensing and Charging Safety Timer
  - JEITA Guideline Compliant
  - Thermal Regulation and Thermal Shutdown
  - Input System Over-Voltage Protection
  - MOSFET Over-Current Protection
- Charge Status Outputs for LED or Host Processor
- Low Battery Leakage Current and Support Shipping Mode
- 4.00 mm x 4.00 mm QFN-24 Package

## **2 Applications**

- Tablet PC and Smart Phone
- Portable Audio Speaker
- Portable Media Players
- Internet Devices

## **3 Description**


The bq24193 is a highly-integrated switch-mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer batteries in a wide range of tablet and other portable devices.

### **Device Information<sup>(1)</sup>**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24193	VQFN (24)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **bq24193 with PSEL, USB On-The-Go (OTG) and Support JEITA Profile**



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	25
<b>2 Applications</b> .....	<b>1</b>	8.5 Register Map.....	26
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>34</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information.....	34
<b>5 Description (Continued)</b> .....	<b>3</b>	9.2 Typical Application .....	34
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>38</b>
<b>7 Specifications</b> .....	<b>5</b>	<b>11 Layout</b> .....	<b>38</b>
7.1 Absolute Maximum Ratings .....	5	11.1 Layout Guidelines .....	38
7.2 ESD Ratings .....	5	11.2 Layout Example .....	39
7.3 Recommended Operating Conditions.....	6	<b>12 Device and Documentation Support</b> .....	<b>40</b>
7.4 Thermal Information .....	6	12.1 Documentation Support .....	40
7.5 Electrical Characteristics.....	6	12.2 Receiving Notification of Documentation Updates	40
7.6 Typical Characteristics .....	9	12.3 Community Resources.....	40
<b>8 Detailed Description</b> .....	<b>12</b>	12.4 Trademarks .....	40
8.1 Overview .....	12	12.5 Electrostatic Discharge Caution.....	40
8.2 Functional Block Diagram .....	12	12.6 Glossary .....	40
8.3 Feature Description.....	13	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>41</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (December 2014) to Revision A	Page
• Changed $V_{SLEEPZ}$ MAX from 300 to 350 mV .....	6
• Changed $V_{BAT\_DPL\_HY}$ MAX from 230 mV to 260 mV .....	7
• Changed $I_{CHG\_20pct}$ MAX from 125 to 135 mA.....	7
• Added $I_{CHG\_20pct}$ at room temperature .....	7
• Changed $V_{SHORT}$ TYP from 1.8 to 2.0 V .....	7
• Changed $I_{ADPT\_DPM}$ MIN from 1.4 to 1.35 A .....	8
• Changed $I_{ADPT\_DPM}$ MAX from 1.6 to 1.65 A .....	8
• Changed $K_{ILIM}$ MIN from 440 to 435 A x $\Omega$ .....	8
• Changed $V_{BTST\_REFRESH}$ , $V_{BUS} > 6$ V TYP from 4.2 V to 4.5 V .....	8
• Changed $V_{REGN}$ , $V_{VBUS} = 5$ V, $I_{REGN} = 20$ mA MAX .....	9
• Changed value from: 4.85 V to: 5 V .....	9

## 5 Description (Continued)

Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery life during discharging phase. The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port and high power DC adapter. The bq24193 takes the result from detection circuit in the system, such as USB PHY device. The bq24193 is compliant with USB 2.0 and USB 3.0 power spec with input current and voltage regulation. Meanwhile, the bq24193 meets USB On-the-Go operation power rating specification by supplying 5 V on VBUS with current limit up to 1.3 A.

The power path management regulates the system slightly above battery voltage but does not drop below 3.5-V minimum system voltage (programmable). With this feature, the system maintains operation even when the battery is completely depleted or removed. When the input current limit or voltage limit is reached, the power path management automatically reduces the charge current to zero. As the system load continues to increase, the power path discharges the battery until the system power requirement is met. This supplement mode operation prevents overloading the input source.


The device initiates and completes a charging cycle without software control. It automatically detects the battery voltage and charges the battery in three phases: pre-conditioning, constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit in the constant voltage phase. When the full battery falls below the recharge threshold, the charger will automatically start another charging cycle.

The device provides various safety features for battery charging and system operation, including dual pack negative thermistor monitoring, charging safety timer and over-voltage/over-current protections. The bq24193 also supports JEITA guideline compliant temperature profile. The thermal regulation reduces charge current when the junction temperature exceeds 120°C (programmable).

The STAT output reports the charging status and any fault conditions. The  $\overline{\text{PG}}$  output in the bq24193 indicates if a good power source is present. The INT immediately notifies the host when a fault occurs.

The bq24193 is available in a 24-pin, 4.00 x 4.00 mm<sup>2</sup> thin VQFN package.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NUMBER		
VBUS	1,24	P	Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-μF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. (Refer to Application Information Section for details)
PSEL	2	I Digital	Power source selection input. High indicates a USB host source and Low indicates an adapter source.
$\overline{\text{PG}}$	3	O Digital	Open drain active low power good indicator. Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.
STAT	4	O Digital	Open drain charge status output to indicate various charger operation. Connect to the pull up rail via 10-kΩ. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks at 1 Hz.
SCL	5	I Digital	I <sup>2</sup> C Interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.
SDA	6	I/O Digital	I <sup>2</sup> C Interface data. Connect SDA to the logic rail through a 10-kΩ resistor.
INT	7	O Digital	Open-drain Interrupt Output. Connect the INT to a logic rail via 10-kΩ resistor. The INT pin sends active low, 256-μs pulse to host to report charger device status and fault.
OTG	8	I Digital	USB current limit selection pin during buck mode, and active high enable pin during boost mode. In buck mode with USB host (PSEL=High), when OTG = High, IIN limit = 500 mA and when OTG = Low, IIN limit = 100 mA. The boost mode is activated when the REG01[5:4] = 10 and OTG pin is High.
$\overline{\text{CE}}$	9	I Digital	Active low Charge Enable pin. Battery charging is enabled when REG01[5:4] = 01 and $\overline{\text{CE}}$ pin = Low. $\overline{\text{CE}}$ pin must be pulled high or low.
ILIM	10	I Analog	ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 1 V. A resistor is connected from ILIM pin to ground to set the maximum limit as $I_{\text{INMAX}} = (1\text{V}/R_{\text{ILIM}}) \times 530$ . The actual input current limit is the lower one set by ILIM and by I <sup>2</sup> C REG00[2:0]. The minimum input current programmed on ILIM pin is 500 mA.
TS1	11	I Analog	Temperature qualification voltage input #1. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS1 to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor. TS1 and TS2 pins have to be shorted together in bq24193.
TS2	12	I Analog	Temperature qualification voltage input #2. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS2 to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor. TS1 and TS2 pins have to be connected together in bq24193.

## Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NUMBER		
BAT	13,14	P	Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10 $\mu$ F closely to the BAT pin.
SYS	15,16	P	System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. (Refer to Application Information Section for inductor and capacitor selection.)
PGND	17,18	P	Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
SW	19,20	O Analog	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047- $\mu$ F bootstrap capacitor from SW to BTST.
BTST	21	P	PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047- $\mu$ F bootstrap capacitor from SW to BTST.
REGN	22	P	PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7- $\mu$ F (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS1 and TS2 pins.
PMID	23	O Analog	Connected to the drain of the reverse blocking MOSFET and the drain of HSFET. Given the total input capacitance, connect a 1- $\mu$ F capacitor on VBUS to PGND, and the rest all on PMID to PGND. (Refer to Application Information Section for details)
Thermal Pad	–	P	Exposed pad beneath the IC for heat dissipation. Always solder thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage range (with respect to GND)	VBUS	–2	22	V
	PMID	–0.3	22	V
	STAT, $\overline{\text{PG}}$	–0.3	20	V
	BTST	–0.3	26	V
	SW	–2	20	V
	BAT, SYS (converter not switching)	–0.3	6	V
	SDA, SCL, INT, OTG, ILIM, REGN, TS1, TS2, $\overline{\text{CE}}$ , PSEL	–0.3	7	V
	BTST TO SW	–0.3	–7	V
	PGND to GND	–0.3	–0.3	V
Output sink current	INT, STAT, $\overline{\text{PG}}$		6	mA
Junction temperature		–40°C	150	°C
Storage temperature, T <sub>stg</sub>		–65	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	3.9	17 <sup>(1)</sup>	V
$I_{IN}$	Input current		3	A
$I_{SYS}$	Output current (SYS)		4.5	A
$V_{BAT}$	Battery voltage		4.4	V
$I_{BAT}$	Fast charging current		4.5	A
	Discharging current with internal MOSFET		6 (continuous) 9 (peak) (up to 1 sec duration)	A
$T_A$	Operating free-air temperature range	–40	85	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BTST or SW pins. A tight layout minimizes switching noise.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		bq24193	UNIT
		RGE (24 PIN)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.2	°C/W
$R_{\theta JCTop}$	Junction-to-case (top) thermal resistance	29.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	9.1	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	
$\Psi_{JB}$	Junction-to-board characterization parameter	9.1	
$R_{\theta JCbott}$	Junction-to-case (bottom) thermal resistance	2.2	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](#)).

### 7.5 Electrical Characteristics

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values unless other noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>QUIESCENT CURRENTS</b>						
$I_{BAT}$	Battery discharge current (BAT, SW, SYS)	$V_{VBUS} < V_{UVLO}$ , $V_{BAT} = 4.2\text{ V}$ , leakage between BAT and VBUS			5	$\mu\text{A}$
		High-Z Mode, or no VBUS, BATFET disabled (REG07[5] = 1),		12	20	$\mu\text{A}$
		High-Z Mode, or no VBUS, REG07[5] = 0, $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		32	55	$\mu\text{A}$
$I_{VBUS}$	Input supply current (VBUS)	$V_{VBUS} = 5\text{ V}$ , High-Z mode		15	30	$\mu\text{A}$
		$V_{VBUS} = 17\text{ V}$ , High-Z mode		30	50	$\mu\text{A}$
		$V_{VBUS} > V_{UVLO}$ , $V_{VBUS} > V_{BAT}$ , converter not switching		1.5	3	mA
		$V_{VBUS} > V_{UVLO}$ , $V_{VBUS} > V_{BAT}$ , converter switching, $V_{BAT} = 3.2\text{ V}$ , $I_{SYS} = 0\text{ A}$		4		mA
		$V_{VBUS} > V_{UVLO}$ , $V_{VBUS} > V_{BAT}$ , converter switching, $V_{BAT} = 3.8\text{ V}$ , $I_{SYS} = 0\text{ A}$		15		mA
$I_{OTBOOST}$	Battery discharge current in boost mode	$V_{BAT} = 4.2\text{ V}$ , Boost mode, $I_{VBUS} = 0\text{ A}$ , converter switching		4		mA
<b>VBUS/BAT POWER UP</b>						
$V_{VBUS\_OP}$	VBUS operating range		3.9		17	V
$V_{VBUS\_UVLOZ}$	VBUS for active I <sup>2</sup> C, no battery	$V_{VBUS}$ rising	3.6			V
$V_{SLEEP}$	Sleep mode falling threshold	$V_{VBUS}$ falling, $V_{VBUS} - V_{BAT}$	35	80	120	mV
$V_{SLEEPZ}$	Sleep mode rising threshold	$V_{VBUS}$ rising, $V_{VBUS} - V_{BAT}$	170	250	350	mV
$V_{ACOV}$	VBUS over-voltage rising threshold	$V_{VBUS}$ rising	17.4	18		V

## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values unless other noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ACOV\_HYST}$	VBUS over-voltage falling hysteresis	$V_{VBUS}$ falling		700		mV
$V_{BAT\_UVLOZ}$	Battery for active I <sup>2</sup> C, no VBUS	$V_{BAT}$ rising	2.3			V
$V_{BAT\_DPL}$	Battery depletion threshold	$V_{BAT}$ falling		2.4	2.6	V
$V_{BAT\_DPL\_HY}$	Battery depletion rising hysteresis	$V_{BAT}$ rising		170	260	mV
$V_{VBUSMIN}$	Bad adapter detection threshold	$V_{VBUS}$ falling		3.8		V
$I_{BADSRC}$	Bad adapter detection current source			30		mA
$t_{BADSRC}$	Bad source detection duration			30		ms
<b>POWER PATH MANAGEMENT</b>						
$V_{SYS\_RANGE}$	Typical system regulation voltage	$I_{SYS} = 0\text{ A}$ , Q4 off, $V_{BAT}$ up to 4.2 V, REG01[3:1] = 101, $V_{SYSMIN} = 3.5\text{ V}$	3.5		4.35	V
$V_{SYS\_MIN}$	System voltage output	REG01[3:1] = 101, $V_{SYSMIN} = 3.5\text{ V}$	3.55	3.65		V
$R_{ON(RBFET)}$	Internal top reverse blocking MOSFET on-resistance	Measured between VBUS and PMID		23	38	mΩ
$R_{ON(HSFET)}$	Internal top switching MOSFET on-resistance between PMID and SW	$T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		27	35	mΩ
		$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		27	45	
$R_{ON(LSFET)}$	Internal bottom switching MOSFET on-resistance between SW and PGND	$T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		32	45	mΩ
		$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		32	48	
$V_{FWD}$	BATFET forward voltage in supplement mode	BAT discharge current 10 mA		30		mV
$V_{SYS\_BAT}$	SYS/BAT Comparator	$V_{SYS}$ falling		90		mV
$V_{BATGD}$	Battery good comparator rising threshold	$V_{BAT}$ rising	3.4	3.55	3.7	V
$V_{BATGD\_HYST}$	Battery good comparator falling threshold	$V_{BAT}$ falling		100		mV
<b>BATTERY CHARGER</b>						
$V_{BAT\_REG\_ACC}$	Charge voltage regulation accuracy	$V_{BAT} = 4.112\text{ V}$ and $4.208\text{ V}$	-0.5%		0.5%	
$I_{CHG\_REG\_ACC}$	Fast charge current regulation accuracy	$V_{BAT} = 3.8\text{ V}$ , $I_{CHG} = 1792\text{ mA}$ , $T_J = 25^{\circ}\text{C}$	-4%		4%	
		$V_{BAT} = 3.8\text{ V}$ , $I_{CHG} = 1792\text{ mA}$ , $T_J = -20^{\circ}\text{C}$ to $125^{\circ}\text{C}$	-7%		7%	
$I_{CHG\_20pct}$	Charge current with 20% option on	$V_{BAT} = 3.1\text{ V}$ , $I_{CHG} = 104\text{ mA}$ , REG02 = 03	75	100	135	mA
$I_{CHG\_20pct}$	Charge current with 20% option on	$V_{BAT} = 3.1\text{ V}$ , $I_{CHG} = 104\text{ mA}$ , REG02 = 03, at room temperature			130	mA
$V_{BATLOWV}$	Battery LOWV falling threshold	Fast charge to precharge, REG04[1] = 1	2.6	2.8	2.9	V
$V_{BATLOWV\_HYST}$	Battery LOWV rising threshold	Precharge to fast charge, REG04[1] = 1	2.8	3.0	3.1	V
$I_{PRECHG\_ACC}$	Precharge current regulation accuracy	$V_{BAT} = 2.6\text{ V}$ , $I_{CHG} = 256\text{ mA}$	-20%		20%	
$I_{TERM\_ACC}$	Termination current accuracy	$I_{TERM} = 256\text{ mA}$ , $I_{CHG} = 960\text{ mA}$	-20%		20%	
$V_{SHORT}$	Battery Short Voltage	$V_{BAT}$ falling		2.0		V
$V_{SHORT\_HYST}$	Battery Short Voltage hysteresis	$V_{BAT}$ rising		200		mV
$I_{SHORT}$	Battery short current	$V_{BAT} < 2.2\text{ V}$		100		mA
$V_{RECHG}$	Recharge threshold below $V_{BAT\_REG}$	$V_{BAT}$ falling, REG04[0] = 0		100		mV
$t_{RECHG}$	Recharge deglitch time	$V_{BAT}$ falling, REG04[0] = 0		20		ms
$R_{ON\_BATFET}$	SYS-BAT MOSFET on-resistance	$T_J = 25^{\circ}\text{C}$		12	15	mΩ
		$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		12	20	



## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values unless other noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE/CURRENT REGULATION						
V <sub>INDPM_REG_ACC</sub>	Input voltage regulation accuracy		-2%		2%	
I <sub>USB_DPM</sub>	USB Input current regulation limit, V <sub>BUS</sub> = 5 V, current pulled from SW	USB100	85		100	mA
		USB150	125		150	mA
		USB500	440		500	mA
		USB900	750		900	mA
I <sub>ADPT_DPM</sub>	Input current regulation accuracy	Input current limit 1.5 A	1.35	1.5	1.65	A
I <sub>IN_START</sub>	Input current limit during system start up	V <sub>SY</sub> S < 2.2 V		100		mA
K <sub>ILIM</sub>	I <sub>IN</sub> = K <sub>ILIM</sub> /R <sub>ILIM</sub>	I <sub>INDPM</sub> = 1.5 A	435	485	530	A x Ω
BAT OVER-VOLTAGE PROTECTION						
V <sub>BATOVP</sub>	Battery over-voltage threshold	V <sub>BAT</sub> rising, as percentage of V <sub>BAT_REG</sub>		104%		
V <sub>BATOVP_HYST</sub>	Battery over-voltage hysteresis	V <sub>BAT</sub> falling, as percentage of V <sub>BAT_REG</sub>		2%		
t <sub>BATOVP</sub>	Battery over-voltage deglitch time to disable charge			1		μs
THERMAL REGULATION AND THERMAL SHUTDOWN						
T <sub>Junction_REG</sub>	Junction temperature regulation accuracy	REG06[1:0] = 11	115 <sup>(1)</sup>	120	125 <sup>(1)</sup>	°C
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature increasing		160		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis			30		°C
	Thermal shutdown rising deglitch	Temperature increasing delay		1		ms
	Thermal shutdown falling deglitch	Temperature decreasing delay		1		ms
JEITA THERMISTER COMPARATOR (bq24193)						
V <sub>T1</sub>	T1 (0°C) threshold, Charge suspended T1 below this temperature.	V <sub>TS</sub> rising, As percentage to V <sub>REGN</sub>	70.2%	70.8%	71.4%	
V <sub>T1_HYS</sub>	Charge back to I <sub>CHG</sub> /2 and 4.2 V above this temperature	Hysteresis, V <sub>TS</sub> falling		0.6%		
V <sub>T2</sub>	T2 (10°C) threshold, Charge back to I <sub>CHG</sub> /2 and 4.2 V below this temperature	V <sub>TS</sub> rising, as percentage of V <sub>REGN</sub>	68.0%	68.6%	69.2%	
V <sub>T2_HYS</sub>	Charge back to I <sub>CHG</sub> and 4.2 V above this temperature	Hysteresis, V <sub>TS</sub> falling		0.8%		
V <sub>T3</sub>	T3 (45°C) threshold, Charge back to I <sub>CHG</sub> and 4.05 V above this temperature	V <sub>TS</sub> falling, as percentage of V <sub>REGN</sub>	55.5%	56.1%	56.7%	
V <sub>T3_HYS</sub>	Charge back to I <sub>CHG</sub> and 4.2 V below this temperature	Hysteresis, V <sub>TS</sub> rising		0.8%		
V <sub>T5</sub>	T5 (60°C) threshold, charge suspended above this temperature	V <sub>TS</sub> falling, as percentage of V <sub>REGN</sub>	47.6%	48.1%	48.6%	
V <sub>T5_HYS</sub>	Charge back to I <sub>CHG</sub> and 4.05 V below this temperature	Hysteresis, V <sub>TS</sub> rising		1.2%		
CHARGE OVER-CURRENT COMPARATOR						
I <sub>HSFET_OCP</sub>	HSFET over-current threshold		5.3	7		A
I <sub>BATFET_OCP</sub>	System over load threshold		9			A
CHARGE UNDER-CURRENT COMPARATOR (CYCLE-BY-CYCLE)						
V <sub>LSFET_UCP</sub>	LSFET charge under-current falling threshold	From sync mode to non-sync mode		100		mA
PWM OPERATION						
F <sub>SW</sub>	PWM Switching frequency, and digital clock		1300	1500	1700	kHz
D <sub>MAX</sub>	Maximum PWM duty cycle			97%		
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold	VB <sub>TST</sub> -V <sub>SW</sub> when LSFET refresh pulse is requested, V <sub>BUS</sub> = 5 V		3.6		V
		VB <sub>TST</sub> -V <sub>SW</sub> when LSFET refresh pulse is requested, V <sub>BUS</sub> > 6 V		4.5		
BOOST MODE OPERATION						
V <sub>OTG_REG</sub>	OTG output voltage	I(V <sub>BUS</sub> ) = 0		5.00		V
V <sub>OTG_REG_ACC</sub>	OTG output voltage accuracy	I(V <sub>BUS</sub> ) = 0	-2%		2%	

(1) Not production tested



## Electrical Characteristics (continued)


$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $T_J = 25^{\circ}\text{C}$  for typical values unless other noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OTG</sub>	OTG mode output current	REG01[0] = 0	0.5			A
		REG01[0] = 1	1.3			A
I <sub>OTG_HSZCP</sub>	HSFET under current falling threshold			100		mA
I <sub>RBFET_OCP</sub>	RBFET over-current threshold	REG01[0] = 1	1.4	1.8	2.7	A
		REG01[0] = 0	0.6	1.1	1.8	
REGN LDO						
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 10 V, I <sub>REGN</sub> = 40 mA	5.6	6	6.4	V
		V <sub>VBUS</sub> = 5 V, I <sub>REGN</sub> = 20 mA	4.75	4.8	5	V
I <sub>REGN</sub>	REGN LDO current limit	V <sub>VBUS</sub> = 10 V, V <sub>REGN</sub> = 3.8 V	50			mA
LOGIC I/O PIN CHARACTERISTICS (OTG, $\overline{CE}$ , PSEL, STAT, $\overline{PG}$ )						
V <sub>ILO</sub>	Input low threshold				0.4	V
V <sub>IH</sub>	Input high threshold		1.3			V
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink current = 5 mA			0.4	V
I <sub>BIAS</sub>	High level leakage current	Pull up rail 1.8 V			1	μA
I <sup>2</sup> C INTERFACE (SDA, SCL, INT)						
V <sub>IH</sub>	Input high threshold level	VPULL-UP = 1.8 V, SDA and SCL	1.3			V
V <sub>IL</sub>	Input low threshold level	VPULL-UP = 1.8 V, SDA and SCL			0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5 mA			0.4	V
I <sub>BIAS</sub>	High-level leakage current	VPULL-UP = 1.8 V, SDA and SCL			1	μA
f <sub>SCL</sub>	SCL clock frequency				400	kHz
DIGITAL CLOCK AND WATCHDOG TIMER						
f <sub>HIZ</sub>	Digital crude clock	REGN LDO disabled	15	35	50	kHz
f <sub>DIG</sub>	Digital clock	REGN LDO enabled	1300	1500	1700	kHz
t <sub>WDT</sub>	REG05[5:4] = 11	REGN LDO enabled	136	160		sec


## 7.6 Typical Characteristics

**Table 1. Table of Figures**


	FIGURE NUMBER
System Light Load Efficiency vs System Load Current	<a href="#">Figure 1</a>
SYS Voltage Regulation vs System Load	<a href="#">Figure 2</a>
Charging Efficiency vs Charging Current	<a href="#">Figure 3</a>
Boost Mode Efficiency vs VBUS Load Current	<a href="#">Figure 4</a>
Boost Mode VBUS Voltage Regulation vs VBUS Load Current	<a href="#">Figure 5</a>
SYS Voltage vs Temperature	<a href="#">Figure 6</a>
BAT Voltage vs Temperature	<a href="#">Figure 7</a>
Input Current Limit vs temperature	<a href="#">Figure 8</a>
Charge Current vs temperature	<a href="#">Figure 9</a>




**Figure 1. System Light Load Efficiency vs System Load Current**




**Figure 2. SYS Voltage Regulation vs System Load**




**Figure 3. Charging Efficiency vs Charging Current**




**Figure 4. Boost Mode Efficiency vs VBUS Load Current**




**Figure 5. Boost Mode VBUS Voltage Regulation vs VBUS Load Current**




**Figure 6. SYS Voltage vs Temperature**



**Figure 7. BAT Voltage vs Temperature**



**Figure 8. Input Current Limit vs Temperature**




**Figure 9. Charge Current vs Temperature**

## 8 Detailed Description

### 8.1 Overview

The bq24193 is an I<sup>2</sup>C controlled power path management device and a single cell Li-Ion battery charger. It integrates the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between system and battery. The device also integrates the bootstrap diode for the high-side gate drive.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Device Power Up

#### 8.3.1.1 Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and BAT. When VBUS or VBAT rises above UVLOZ, the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 8.3.1.2 Power Up from Battery without DC Source

If only battery is present and the voltage is above depletion threshold ( $V_{BAT\_DEPL}$ ), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low  $R_{DS(on)}$  in BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time. The device always monitors the discharge current through BATFET. When the system is overloaded or shorted, the device will immediately turn off BATFET and keep BATFET off until the input source plugs in again.

##### 8.3.1.2.1 BATFET Turn Off

The BATFET can be forced off by the host through I<sup>2</sup>C REG07[5]. This bit allows the user to independently turn off the BATFET when the battery condition becomes abnormal during charging. When BATFET is off, there is no path to charge or discharge the battery.

When battery is not attached, the BATFET should be turned off by setting REG07[5] to 1 to disable charging and supplement mode.

##### 8.3.1.2.2 Shipping Mode

When end equipment is assembled, the system is connected to battery through BATFET. There will be a small leakage current to discharge the battery even when the system is powered off. In order to extend the battery life during shipping and storage, the device can turn off BATFET so that the system voltage is zero to minimize the leakage.

In order to keep BATFET off during shipping mode, the host has to disable the watchdog timer (REG05[5:4] = 00) and disable BATFET (REG07[5] = 1) at the same time.

Once the BATFET is disabled, the BATFET can be turned on by plugging in adapter.

#### 8.3.1.3 Power Up from DC Source

When the DC source plugs in, the bq24193 checks the input source voltage to turn on REGN LDO and all the bias circuits. It also checks the input current limit before starts the buck converter.

##### 8.3.1.3.1 REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also provides bias rail to TS1/TS2 external resistors. The pull-up rail of STAT can be connected to REGN as well.

The REGN is enabled when all the conditions are valid.

1. VBUS above UVLOZ
2. VBUS above battery +  $V_{SLEEPZ}$  in buck mode or VBUS below battery +  $V_{SLEEPZ}$  in boost mode
3. After typical 220ms delay (100ms minimum) is complete

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than 50  $\mu$ A from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

##### 8.3.1.3.2 Input Source Qualification

After REGN LDO powers up, the bq24193 checks the current capability of the input source. The input source has to meet the following requirements to start the buck converter.

1. VBUS voltage below 18 V (not in ACOV)

## Feature Description (continued)

### 2. VBUS voltage above 3.8 V when pulling 30 mA (poor source detection)

Once the input source passes all the conditions above, the status register REG08[2] goes high and the  $\overline{\text{PG}}$  pin goes low. An INT is asserted to the host.

If the device fails the poor source detection, it will repeat the detection every 2 seconds.

#### 8.3.1.3.3 Input Current Limit Detection

The USB ports on personal computers are convenient charging source for portable devices (PDs). If the portable device is attached to a USB host, the USB specification requires the portable device to draw limited current (100 mA/500 mA in USB 2.0, and 150 mA/900 mA in USB 3.0). If the portable device is attached to a charging port, it is allowed to draw up to 1.5 A.

After the  $\overline{\text{PG}}$  is LOW or REG08[2] goes HIGH, the charger device always runs input current limit detection when a DC source plugs in unless the charger is in HIZ during host mode.

The bq24193 sets input current limit through PSEL and OTG pins.

After the input current limit detection is done, the host can write to REG00[2:0] to change the input current limit.

#### 8.3.1.3.4 PSEL/OTG Pins Set Input Current Limit

The bq24193 has PSEL. It directly takes the USB PHY device output to decide whether the input is USB host or charging port.

**Table 2. bq24193 Input Current Limit Detection**

PSEL	OTG	INPUT CURRENT LIMIT	REG08[7:6]
HIGH	LOW	100 mA	01
HIGH	HIGH	500 mA	01
LOW	—	3 A	10

#### 8.3.1.3.5 HIZ State with 100mA USB Host

In battery charging spec, the good battery threshold is the minimum charge level of a battery to power up the portable device successfully. When the input source is 100-mA USB host, and the battery is above bat-good threshold ( $V_{\text{BATGD}}$ ), the device follows battery charging spec and enters high impedance state (HIZ). In HIZ state, the device is in the lowest quiescent state with REGN LDO and the bias circuits off. The charger device sets REG00[7] to 1, and the VBUS current during HIZ state will be less than 30  $\mu\text{A}$ . The system is supplied by the battery.

Once the charger device enters HIZ state in host mode, it stays in HIZ until the host writes REG00[7] = 0. When the processor host wakes up, it is recommended to first check if the charger is in HIZ state.

In default mode, the charger IC will reset REG00[7] back to 0 when input source is removed. When another source plugs in, the charger IC will run detection again, and update the input current limit.

#### 8.3.1.3.6 Force Input Current Limit Detection

The host can force the charger device to run input current limit detection by setting REG07[7] = 1. After the detection is complete, REG07[7] will return to 0 by itself.

#### 8.3.1.4 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The bq24193 provides soft-start when ramp up the system rail. When the system rail is below 2.2 V, the input current limit is forced to 100 mA. After the system rises above 2.2 V, the charger device sets the input current limit set by the lower value between register and ILIM pin.

As a battery charger, the bq24193 deploys a 1.5-MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal saw-tooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp height is proportional to the PMID voltage to cancel out any loop gain variation due to a change in input voltage.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS.

### 8.3.1.5 Boost Mode Operation from Battery

The bq24193 supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500-mA output requirement. The maximum output current is 1.3 A. The boost operation can be enabled if the following conditions are valid:

1. BAT above BATLOWV threshold ( $V_{\text{BATLOWV}}$  set by REG04[1])
2. VBUS less than BAT+ $V_{\text{SLEEP}}$  (in sleep mode)
3. Boost mode operation is enabled (OTG pin HIGH and REG01[5:4] = 10)
4. After 220-ms delay from boost mode enable

In boost mode, the bq24193 employs a 1.5-MHz step-up switching regulator. Similar to buck operation, the device switches from PWM operation to PFM operation at light load to improve efficiency.

During boost mode, the status register REG08[7:6] is set to 11, the VBUS output is 5 V and the output current can reach up to 500 mA or 1.3 A, selected via I<sup>2</sup>C (REG01[0]).

Any fault during boost operation, including VBUS over-voltage or over-current, sets the fault register REG09[6] to 1 and an INT is asserted.

## 8.3.2 Power Path Management

The bq24193 accommodates a wide range of input sources from USB, wall adapter, to car battery. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

### 8.3.2.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by REG01[3:1]. Even with a fully depleted battery, the system is regulated above the minimum system voltage (default 3.5 V).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is 150 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the  $V_{\text{DS}}$  of BATFET.

When the battery charging is disabled or terminated, the system is always regulated at 150 mV above the minimum system voltage setting. The status register REG08[0] goes high when the system is in minimum system voltage regulation.






Figure 10. V(SYS) vs V(BAT)

### 8.3.2.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the bq24193 features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage.

When input source is over-loaded, either the current exceeds the input current limit (REG00[2:0]) or the voltage falls below the input voltage limit (REG00[6:3]). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode (either VINDPM or IINDPM), the status register REG08[3] will go high.

Figure 11 shows the DPM response with 9-V/1.2-A adapter, 3.2-V battery, 2.8-A charge current and 3.4-V minimum system voltage setting.





Figure 11. DPM Response

### 8.3.2.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET  $V_{DS}$  stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode. As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DS(on)}$  until the BATFET is in full conduction. At this point onwards, the BATFET  $V_{DS}$  linearly increases with discharge current. Figure 12 shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.



**Figure 12. BATFET V-I Curve**

### 8.3.3 Battery Charging Management

The bq24193 charges 1-cell Li-Ion battery with up to 4.5A charge current for high capacity tablet battery. The 12-m $\Omega$  BATFET improves charging efficiency and minimizes the voltage drop during discharging.

#### 8.3.3.1 Autonomous Charging Cycle

With battery charging enabled at POR (REG01[5:4] = 01), the bq24193 can complete a charging cycle without host involvement. The device default charging parameters are listed in .

**Table 3. Charging Parameter Default Setting**

DEFAULT MODE	bq24193
Charging voltage	4.208 V
Charging current	2.048 A
Pre-charge current	256 mA
Termination current	256 mA
Temperature profile	JEITA
Safety timer	8 hours

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by I<sup>2</sup>C register bit (REG01[5:4]) = 01 and  $\overline{CE}$  is low
- No thermistor fault on TS1 and TS2
- No safety timer fault
- BATFET is not forced to turn off (REG07[5])

The charger device automatically terminates the charging cycle when the charging current is below termination threshold and charge voltage is above recharge threshold. When a full battery voltage is discharged below recharge threshold (REG04[0]), the bq24193 automatically starts another charging cycle.

The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The status register REG08[5:4] indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is complete, an INT is asserted to notify the host.

The host can always control the charging operation and optimize the charging parameters by writing to the registers through I<sup>2</sup>C.


### 8.3.3.2 Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and applies current.

**Table 4. Charging Current Setting**

V <sub>BAT</sub>	CHARGING CURRENT	REG DEFAULT SETTING	REG08[5:4]
< 2 V	100 mA	–	01
2 V - 3 V	REG03[7:4]	256 mA	01
> 3 V	REG02[7:2]	2048 mA	10

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.



**Figure 13. Battery Charging Profile**

### 8.3.3.3 Battery Path Impedance IR Compensation

To speed up the charging cycle, we would like to stay in constant current mode as long as possible. In real system, the parasitic resistance, including routing, connector, MOSFETs and sense resistor in the battery pack, may force the charger device to move from constant current loop to constant voltage loop too early, extending the charge time.

The bq24193 allows the user to compensate for the parasitic resistance by increasing the voltage regulation set point according to the actual charge current and the resistance. For safe operation, the user should set the maximum allowed regulation voltage to REG06[4:2], and the minimum trace parasitic resistance (REG06[7:5]).

$$V_{\text{BATREG\_ACTUAL}} = V_{\text{BATREG\_I2C}} + \text{lower of } (I_{\text{CHRG\_ACTUAL}} \times R_{\text{COMP}}) \text{ and } V_{\text{CLAMP}} \quad (1)$$

### 8.3.3.4 Thermistor Qualification


The bq24193 continuously monitors battery temperature and applies JEITA profile with TS1/TS2 shorted. It measures the voltage between the TS pins and ground, typically determined by a negative temperature coefficient thermistor and an external voltage divider. The device compares this voltage against its internal thresholds to determine if charging is allowed.

#### 8.3.3.4.1 JEITA Guideline Compliance

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the  $V_{T1}$  to  $V_{T5}$  thresholds. If TS voltage exceeds the T1–T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range. At cool temperature (T1–T2), JEITA recommends the charge current to be reduced to at least half of the charge current or lower. At warm temperature (T3–T5), JEITA recommends charge voltage less than 4.1 V.

The bq24193 provides flexibility voltage/current settings beyond the JEITA requirement. The voltage setting at warm temperature (T3–T5) can be 4.2 V or 4.05 V (REG07 bit[4]). The current setting at cool temperature (T1–T2) can be further reduced to 20% of fast charge current (REG05 bit[0]).



The resistor bias network has been updated as below.

$$RT2 = \frac{V_{VREF} \times R_{TH\_COLD} \times R_{TH\_HOT} \times \left( \frac{1}{VT1} - \frac{1}{VT5} \right)}{R_{TH\_HOT} \times \left( \frac{V_{VREF}}{VT5} - 1 \right) - R_{TH\_COLD} \times \left( \frac{V_{VREF}}{VT1} - 1 \right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{R_{TH\_COLD}}}$$

(2)

Select 0°C to 60°C range for Li-ion or Li-polymer battery,

$$R_{TH\_T1} = 27.28 \text{ k}\Omega$$

$$R_{TH\_T5} = 3.02 \text{ k}\Omega$$

$$RT1 = 2.27 \text{ k}\Omega$$

$$RT2 = 6.86 \text{ k}\Omega$$

### 8.3.3.5 Charging Termination

The bq24193 terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is complete, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn back on to engage supplement mode.

When termination occurs, the status register REG09[5:4] is 11, and an INT is asserted to the host. Termination is temporarily disabled if the charger device is in input current/voltage regulation or thermal regulation. Termination can be disabled by writing 0 to REG05[7].

#### 8.3.3.5.1 Termination when REG02[0] = 1

When REG02[0] is HIGH to reduce the charging current by 80%, the charging current could be less than the termination current. The charger device termination function should be disabled. When the battery is charged to fully capacity, the host disables charging through  $\overline{CE}$  pin or REG01[5:4].

#### 8.3.3.5.2 Termination when REG05[6] = 1

Usually the STAT bit indicates charging complete when the charging current falls below termination threshold. Write REG05[6] = 1 to enable an early “charge done” indication on STAT pin. The STAT pin goes high when the charge current reduces below 800 mA. The charging cycle is still on-going until the current falls below the termination threshold.

#### 8.3.3.6 Charging Safety Timer

The bq24193 has safety timer to prevent extended charging cycle due to abnormal battery conditions.

In default mode, the device keeps charging the battery with 5-hour fast charging safety timer regardless of REG05[2:1] default value. At the end of the 5 hours, the EN\_HIZ (REG00[7]) is set to signal the buck converter stops and the system load is supplied by the battery. The EN\_HIZ bit can be cleared to restart the buck converter.

In host mode, the device keeps charging the battery until the fast charging safety timer expired. The duration of safety timer can be set by the REG05[2:1] bits (default = 8 hours). At the end of safety timer, the EN\_HIZ (REG00[7]) is cleared to signal the buck converter continues to operation to supply system load.

The safety timer is 1 hour when the battery is below BATLOWV threshold. The user can program fast charge safety timer through I<sup>2</sup>C (REG05[2:1]). When safety timer expires, the fault register REG09[5:4] goes 11 and an INT is asserted to the host. The safety timer feature can be disabled via I2C (REG05[3]).

The following actions restart the safety timer:

- At the beginning of a new charging cycle
- Toggle the  $\overline{CE}$  pin HIGH to LOW to HIGH (charge enable)
- Write REG01[5:4] from 00 to 01 (charge enable)
- Write REG05[3] from 0 to 1 (safety timer enable)
- Write REG01[7] to 1 (software reset)

During input voltage/current regulation or thermal regulation, the safety timer counts at half clock rate since the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IINDPM) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This feature can be disabled by writing 0 to REG07[6].

#### 8.3.3.7 USB Timer when Charging from USB100mA Source

The total charging time in default mode from USB100-mA source is limited by a 45-min max timer. At the end of the timer, the device stops the converter and goes to HIZ.

### 8.3.4 Status Outputs ( $\overline{PG}$ , STAT, and INT)

#### 8.3.4.1 Power Good Indicator ( $\overline{PG}$ )

In bq24193,  $\overline{PG}$  goes LOW to indicate a good input source when:

1. VBUS above UVLO
2. VBUS above battery (not in sleep)
3. VBUS below ACOV threshold
4. VBUS above 3.8 V when 30-mA current is applied (not a poor source)

### 8.3.4.2 Charging Status Indicator (STAT)

The bq24193 indicates charging state on the open drain STAT pin. The STAT pin can drive LED as the application diagram shows.

**Table 5. STAT Pin State**

CHARGING STATE	STAT
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH
Charge suspend (Input over-voltage, TS fault, timer fault, input or system over-voltage)	blinking at 1Hz

### 8.3.4.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT notifies the system on the device operation. The following events will generate 256-us INT pulse.

- USB/adaptor source identified (through PSEL and OTG pins)
- Good input source detected
  - $V_{VBUS} - V_{BAT} > V_{SLEEPZ}$
  - $V_{VBUS} > V_{ACOV}$
  - current limit above  $I_{BADSRC}$
- Input removed
- Charge Complete
- Any FAULT event in REG09

When a fault occurs, the charger device sends out INT and keeps the fault state in REG09 until the host reads the fault register. Before the host reads REG09 and all the faults are cleared, the charger device would not send any INT upon new faults. In order to read the current fault status, the host has to read REG09 two times consecutively. The 1<sup>st</sup> reads fault register status from the last read and the 2<sup>nd</sup> reads the current fault register status.

## 8.3.5 Protections

### 8.3.5.1 Input Current Limit on ILIM

For safe operation, the bq24193 has an additional hardware pin on ILIM to limit maximum input current on ILIM pin. The input maximum current is set by a resistor from ILIM pin to ground as:

$$I_{INMAX} = \frac{1V}{R_{ILIM}} \times 530 \quad (3)$$

The actual input current limit is the lower value between ILIM setting and register setting (REG00[2:0]). For example, if the register setting is 111 for 3 A, and ILIM has a 353-Ω resistor to ground for 1.5 A, the input current limit is 1.5 A. ILIM pin can be used to set the input current limit rather than the register settings.

The device regulates ILIM pin at 1 V. If ILIM voltage exceeds 1 V, the device enters input current regulation (Refer to *Dynamic Power Path Management* section).

The voltage on the ILIM pin is proportional to the input current. The ILIM pin can be used to monitor the input current per [Equation 4](#):

$$I_{IN} = \frac{V_{ILIM}}{1V} \times I_{INMAX} \quad (4)$$

For example, if the ILIM pin sets 2 A, and the ILIM voltage is 0.6 V, the actual input current is 1.2 A. If the ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 1 V. If the ILIM pin is short, the input current limit is set by the register.

### 8.3.5.2 Thermal Regulation and Thermal Shutdown

The bq24193 monitors the internal junction temperature  $T_J$  to avoid overheat the chip and limits the IC surface temperature. When the internal junction temperature exceeds the preset limit (REG06[1:0]), the device lowers down the charge current. The wide thermal regulation range from 60°C to 120°C allows the user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register REG08[1] goes high.

Additionally, the device has thermal shutdown to turn off the converter. The fault register REG09[5:4] is 10 and an INT is asserted to the host.

### 8.3.5.3 Voltage and Current Monitoring in Buck Mode

The bq24193 closely monitor the input and system voltage, as well as HSFET and LSFET current for safe buck mode operation.

#### 8.3.5.3.1 Input Over-Voltage (ACOV)

The maximum input voltage for buck mode operation is . If VBUS voltage exceeds , the device stops switching immediately. During input over voltage (ACOV), the fault register REG09[5:4] will be set to 01. An INT is asserted to the host.

#### 8.3.5.3.2 System Over-Voltage Protection (SYSOVP)

The charger device monitors the voltage at SYS. When system over-voltage is detected, the converter is stopped to protect components connected to SYS from high voltage damage.

### 8.3.5.4 Voltage and Current Monitoring in Boost Mode

The bq24193 closely monitors the VBUS voltage, as well as HSFET and LSFET current to ensure safe boost mode operation.

#### 8.3.5.4.1 VBUS Over-Voltage Protection

The boost mode regulated output is 5 V. When an adapter plugs in during boost mode, the VBUS voltage will rise above regulation target. Once the VBUS voltage exceeds 5.3 V, the bq24193 stops switching and the device exits boost mode. The fault register REG09[6] is set high to indicate fault in boost operation. An INT is asserted to the host.

### 8.3.5.5 Battery Protection

#### 8.3.5.5.1 Battery Over-Current Protection (BATOVP)

The battery over-voltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charge. The fault register REG09[5] goes high and an INT is asserted to the host.

#### 8.3.5.5.2 Charging During Battery Short Protection

If the battery voltage falls below 2 V, the charge current is reduced to 100 mA for battery safety.

#### 8.3.5.5.3 System Over-Current Protection

If the system is shorted or exceeds the over-current limit, the BATFET is latched off. DC source insertion on VBUS is required to reset the latch-off condition and turn on BATFET.



### 8.3.6 Serial Interface

The bq24193 uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6BH, receiving control inputs from the master device like micro controller or a digital signal processor. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits).

Both SDA and SCL are bi-directional lines, connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

#### 8.3.6.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 14. Bit Transfer on the I<sup>2</sup>C Bus

#### 8.3.6.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 15. START and STOP conditions

### 8.3.6.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 16. Data Transfer on the I<sup>2</sup>C Bus

### 8.3.6.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

### 8.3.6.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 17. Complete Data Transfer

#### 8.3.6.5.1 Single Read and Write




Figure 18. Single Write





Figure 19. Single Read


If the register address is not defined, the charger IC send back NACK and go back to the idle state.

### 8.3.6.5.2 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG08.



**Figure 20. Multi-Write**



**Figure 21. Multi-Read**

The fault register REG09 locks the previous fault and only clears it after the register is read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. To verify real time fault, the fault register REG09 should be read twice to get the real condition. In addition, the fault register REG09 does not support multi-read or multi-write.

## 8.4 Device Functional Modes

### 8.4.1 Host Mode and Default Mode

The bq24193 is a host controlled device, but it can operate in default mode without host management. In default mode, bq24193 can be used as an autonomous charger with no host or with host in sleep.

When the charger is in default mode, REG09[7] is HIGH. When the charger is in host mode, REG09[7] is LOW. After power-on-reset, the device starts in watchdog timer expiration state, or default mode. All the registers are in the default settings.

Any write command to bq24193 transitions the device from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to REG01[6] before the watchdog timer expires (REG05[5:4]), or disable watchdog timer by setting REG05[5:4] = 11.

## Device Functional Modes (continued)




Figure 22. Watchdog Timer Flow Chart

### 8.4.1.1 Plug in USB100mA Source with Good Battery

When the input source is detected as 100-mA USB host, and the battery voltage is above batgood threshold ( $V_{BATGD}$ ), the charger device enters HIZ state to meet the battery charging spec requirement.

If the charger device is in host mode, it will stay in HIZ state even after the USB100-mA source is removed, and the adapter plugs in. During the HIZ state, REG00[7] is set HIGH and the system load is supplied from battery. It is recommended that the processor host always checks if the charger IC is in HIZ state when it wakes up. The host can write REG00[7] to 0 to exit HIZ state.

If the charger is in default mode, when the DC source is removed, the charger device will get out of HIZ state automatically. When the input source plugs in again, the charger IC runs detection on the input source and update the input current limit.

### 8.4.1.2 USB Timer when Charging from USB 100-mA Source

The total charging time in default mode from USB 100-mA source is limited by a 45-min max timer. At the end of the timer, the device stops the converter and goes to HIZ.

## 8.5 Register Map

Table 6. Register Map

REGISTER	REGISTER NAME	RESET
REG00	Input Source Control Register	00110000, or 30
REG01	Power-On Configuration Register	00011011, or 1B
REG02	Charge Current Control Register	01100000, or 60
REG03	Pre-Charge/Termination Current Control Register	00010001, or 11
REG04	Charge Voltage Control Register	10110010, or B2
REG05	Charge Termination/Timer Control Register	10011010, or 9A
REG06	IR Compensation / Thermal Regulation Control Register	00000011, or 03
REG07	Misc Operation Control Register	01001011, or 4B
REG08	System Status Register	—
REG09	Fault Register	—
REG0A	Vender / Part / Revision Status Register	—

## 8.5.1 I<sup>2</sup>C Registers

Address: 6BH. REG00-07 support Read and Write. REG08-0A are read only.

### 8.5.1.1 Input Source Control Register REG00 (reset = 00110000, or 30)

**Figure 23. REG00 Input Source Control Register Format**

7	6	5	4	3	2	1	0
EN_HIZ	VINDPM[3]	VINDPM[2]	VINDPM[1]	VINDPM[0]	IINLIM[2]	IINLIM[1]	IINLIM[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7. REG00 Input Source Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	
Bit 7	EN_HIZ	R/W	0	0 – Disable, 1 – Enable	Default: Disable (0)
Input Voltage Limit					
Bit 6	VINDPM[3]	R/W	0	640 mV	Offset 3.88 V, Range: 3.88 V to 5.08 V Default: 4.36 V (0110)
Bit 5	VINDPM[2]	R/W	1	320 mV	
Bit 4	VINDPM[1]	R/W	1	160 mV	
Bit 3	VINDPM[0]	R/W	0	80 mV	
Input Current Limit (Actual input current limit is the lower of I <sup>2</sup> C and ILIM)					
Bit 2	IINLIM[2]	R/W	0	000 – 100 mA, 001 – 150 mA, 010 – 500 mA,	Default SDP: 100 mA (000)(OTG pin = 0) or 500 mA (010) (OTG pin = 1) Default DCP/CDP: 3 A (111)
Bit 1	IINLIM[1]	R/W	0	011 – 900 mA, 100 – 1.2 A, 101 – 1.5 A,	
Bit 0	IINLIM[0]	R/W	0	110 – 2 A, 111 – 3 A	

### 8.5.1.2 Power-On Configuration Register REG01 (reset = 00011011, or 1B)

**Figure 24. REG01 Power-On Configuration Register Format**

7	6	5	4	3	2	1	0
Register Reset	I <sup>2</sup> C Watchdog Timer Reset	CHG_CONFIG[1]	CHG_CONFIG[0]	SYS_MIN[2]	SYS_MIN[1]	SYS_MIN[0]	BOOST_LIM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8. REG01 Power-On Configuration Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Bit 7	Register Reset	R/W	0	0 – Keep current register setting, 1 – Reset to default	Default: Keep current register setting (0) Back to 0 after register reset
Bit 6	I <sup>2</sup> C Watchdog Timer Reset	R/W	0	0 – Normal ; 1 – Reset	Default: Normal (0) Back to 0 after timer reset
Charger Configuration					
Bit 5	CHG_CONFIG[1]	R/W	0	00 – Charge Disable, 01 – Charge Battery, 10/11 – OTG	Default: Charge Battery (01)
Bit 4	CHG_CONFIG[0]	R/W	1		
Minimum System Voltage Limit					
Bit 3	SYS_MIN[2]	R/W	1	0.4 V	Offset: 3.0 V, Range 3.0 V to 3.7 V Default: 3.5 V (101)
Bit 2	SYS_MIN[1]	R/W	0	0.2 V	
Bit 1	SYS_MIN[0]	R/W	1	0.1 V	
Boost Mode Current Limit					
Bit 0	BOOST_LIM	R/W	1	0 – 500 mA, 1 – 1.3 A	Default: 1.3 A (1)

### 8.5.1.3 Charge Current Control Register REG02 (reset = 01100000, or 60)

**Figure 25. REG02 Charge Current Control Register Format**

7	6	5	4	3	2	1	0
ICHG[5]	ICHG[4]	ICHG[3]	ICHG[2]	ICHG[1]	ICHG[0]	Reserved	FORCE_20PCT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9. REG02 Charge Current Control Register Description**

BITS	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Fast Charge Current Limit					
Bit 7	ICHG[5]	R/W	0	2048 mA	Offset: 512 mA Range: 512 to 4544 mA Default: 2048 mA (011000)
Bit 6	ICHG[4]	R/W	1	1024 mA	
Bit 5	ICHG[3]	R/W	1	512 mA	
Bit 4	ICHG[2]	R/W	0	256 mA	
Bit 3	ICHG[1]	R/W	0	128 mA	
Bit 2	ICHG[0]	R/W	0	64 mA	
Bit 1	Reserved	R/W	0	0 - Reserved	Reserved. Must write "0"
Bit 0	FORCE_20PCT	R/W	0	0 – ICHG as REG02[7:2] programmed 1 – ICHG as 20% of REG02[7:2] programmed	Default: ICHG as REG02[7:2] programmed (0)

### 8.5.1.4 Pre-Charge/Termination Current Control Register REG03 (reset = 00010001, or 11)

**Figure 26. REG03 Pre-Charge/Termination Current Control Register Format**

7	6	5	4	3	2	1	0
IPRECHG[3]	IPRECHG[2]	IPRECHG[1]	IPRECHG[0]	ITERM[3]	ITERM[2]	ITERM[1]	ITERM[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10. REG03 Pre-Charge/Termination Current Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Pre-Charge Current Limit					
Bit 7	IPRECHG[3]	R/W	0	1024 mA	Offset: 128 mA, Range: 128 mA to 2048 mA Default: 256 mA (0001)
Bit 6	IPRECHG[2]	R/W	0	512 mA	
Bit 5	IPRECHG[1]	R/W	0	256 mA	
Bit 4	IPRECHG[0]	R/W	1	128 mA	
Termination Current Limit					
Bit 3	ITERM[3]	R/W	0	1024 mA	Offset: 128 mA Range: 128 mA to 2048 mA Default: 256 mA (0001)
Bit 2	ITERM[2]	R/W	0	512 mA	
Bit 1	ITERM[1]	R/W	0	256 mA	
Bit 0	ITERM[0]	R/W	1	128 mA	



### 8.5.1.5 Charge Voltage Control Register REG04 (reset = 10110010, or B2)

**Figure 27. REG04 Charge Voltage Control Register Format**

7	6	5	4	3	2	1	0
VREG[5]	VREG[4]	VREG[3]	VREG[2]	VREG[1]	VREG[0]	BATLOWV	VRECHG
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11. REG04 Charge Voltage Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Charge Voltage Limit					
Bit 7	VREG[5]	R/W	1	512 mV	Offset: 3.504 V Range: 3.504 V to 4.400 V (111000) Default: 4.208 V (101100)
Bit 6	VREG[4]	R/W	0	256 mV	
Bit 5	VREG[3]	R/W	1	128 mV	
Bit 4	VREG[2]	R/W	1	64 mV	
Bit 3	VREG[1]	R/W	0	32 mV	
Bit 2	VREG[0]	R/W	0	16 mV	
Battery Precharge to Fast Charge Threshold					
Bit 1	BATLOWV	R/W	1	0 – 2.8 V, 1 – 3.0 V	Default: 3.0 V (1)
Battery Recharge Threshold (below battery regulation voltage)					
Bit 0	VRECHG	R/W	0	0 – 100 mV, 1 – 300 mV	Default: 100 mV (0)

### 8.5.1.6 Charge Termination/Timer Control Register REG05 (reset = 10011010, or 9A)

**Figure 28. REG05 Charge Termination/Timer Control Register Format**

7	6	5	4	3	2	1	0
EN_TERM	TERM_STAT	WATCHDOG[1]	WATCHDOG[0]	EN_TIMER	CHG_TIMER[1]	CHG_TIMER[0]	JEITA_ISET
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 12. REG05 Charge Termination/Timer Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Charging Termination Enable					
Bit 7	EN_TERM	R/W	1	0 – Disable, 1 – Enable	Default: Enable termination (1)
Termination Indicator Threshold					
Bit 6	TERM_STAT	R/W	0	0 – Match ITERM, 1 – STAT pin high before actual termination when charge current below 800 mA	Default Match ITERM (0)
I2C Watchdog Timer Setting					
Bit 5	WATCHDOG[1]	R/W	0	00 – Disable timer, 01 – 40 s, 10 – 80 s, 11 – 160 s	Default: 40 s (01)
Bit 4	WATCHDOG[0]	R/W	1		
Charging Safety Timer Enable					
Bit 3	EN_TIMER	R/W	1	0 – Disable, 1 – Enable	Default: Enable (1)
Fast Charge Timer Setting					
Bit 2	CHG_TIMER[1]	R/W	0	00 – 5 hrs, 01 – 8 hrs, 10 – 12 hrs, 11 – 20 hrs	Default: 8 hours (01) (See Charging Safety Timer for details)
Bit 1	CHG_TIMER[0]	R/W	1		
JEITA Low Temperature Current Setting					
Bit 0	JEITA_ISET (0°C to 10°C)	R/W	0	0 – 50%, 1 – 20%	Percentage w.r.t ICHG REG02[7:2] Default: 50% (0)

### 8.5.1.7 IR Compensation / Thermal Regulation Control Register REG06 (reset = 00000011, or 03)

**Figure 29. REG06 IR Compensation / Thermal Regulation Control Register Format**

7	6	5	4	3	2	1	0
BAT_COMP[2]	BAT_COMP[1]	BAT_COMP[0]	VCLAMP[2]	VCLAMP[1]	VCLAMP[0]	TREG[1]	TREG[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13. REG06 IR Compensation / Thermal Regulation Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
IR Compensation Resistor Setting					
Bit 7	BAT_COMP[2]	R/W	0	40 mΩ	Range: 0 to 70 mΩ Default: 0 Ω (000)
Bit 6	BAT_COMP[1]	R/W	0	20 mΩ	
Bit 5	BAT_COMP[0]	R/W	0	10 mΩ	
IR Compensation Voltage Clamp (above regulation voltage)					
Bit 4	VCLAMP[2]	R/W	0	64 mV	Range: 0 to 112 mV Default: 0 mV (000)
Bit 3	VCLAMP[1]	R/W	0	32 mV	
Bit 2	VCLAMP[0]	R/W	0	16 mV	
Thermal Regulation Threshold					
Bit 1	TREG[1]	R/W	1	00 – 60°C, 01 – 80°C, 10 – 100°C, 11 – 120°C	Default: 120°C (11)
Bit 0	TREG[0]	R/W	1		

### 8.5.1.8 Misc Operation Control Register REG07 (reset = 01001011, or 4B)

**Figure 30. REG07 Misc Operation Control Register Format**

7	6	5	4	3	2	1	0
DPDM_EN	TMR2X_EN	BATFET_Disable	JEITA_VSET	Reserved	Reserved	INT_MASK[1]	INT_MASK[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14. REG07 Misc Operation Control Register Description**

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Set default input current limit from PSEL/OTG pins					
Bit 7	DPDM_EN	R/W	0	0 – Not in D+/D– detection; 1 – Force D+/D– detection	Default: Not in D+/D– detection (0), Back to 0 after detection complete
Safety Timer Setting during Input DPM and Thermal Regulation					
Bit 6	TMR2X_EN	R/W	1	0 – Safety timer not slowed by 2X during input DPM or thermal regulation, 1 – Safety timer slowed by 2X during input DPM or thermal regulation	Default: Safety timer slowed by 2X (1)
Force BATFET Off					
Bit 5	BATFET_Disable	R/W	0	0 – Allow Q4 turn on, 1 – Turn off Q4	Default: Allow Q4 turn on(0)
Bit 4	JEITA_VSET (45°C- 60°C)	R/W	0	0 – VREG, 1 – VREG_200mV	Default: VREG(0)
Bit 3	Reserved	R/W	1	1 – Reserved. Must write "1"	
Bit 2	Reserved	R/W	0	0 – Reserved. Must write "0"	
Bit 1	INT_MASK[1]	R/W	1	0 – No INT during CHRG_FAULT, 1 – INT on CHRG_FAULT	Default: INT on CHRG_FAULT (1)
Bit 0	INT_MASK[0]	R/W	1	0 – No INT during BAT_FAULT, 1 – INT on BAT_FAULT	Default: INT on BAT_FAULT (1)

### 8.5.1.9 System Status Register REG08

**Figure 31. REG08 System Status Register Format**

7	6	5	4	3	2	1	0
VBUS_STAT[1]	VBUS_STAT[0]	CHRG_STAT[1]	CHRG_STAT[0]	DPM_STAT	PG_STAT	THERM_STAT	VSYS_STAT
R	R	R	R	R	R	R	R

LEGEND: R = Read only; -n = value after reset

**Table 15. REG08 System Status Register Description**

BIT	FIELD	TYPE	DESCRIPTION
Bit 7	VBUS_STAT[1]	R	00 – Unknown (no input, or DPDM detection incomplete), 01 – USB host, 10 – Adapter port, 11 – OTG
Bit 6	VBUS_STAT[0]	R	
Bit 5	CHRG_STAT[1]	R	00 – Not Charging, 01 – Pre-charge ( $<V_{BATLOWV}$ ), 10 – Fast Charging, 11 – Charge Termination Done
Bit 4	CHRG_STAT[0]	R	
Bit 3	DPM_STAT	R	0 – Not DPM, 1 – VINDPM or IINDPM
Bit 2	PG_STAT	R	0 – Not Power Good, 1 – Power Good
Bit 1	THERM_STAT	R	0 – Normal, 1 – In Thermal Regulation
Bit 0	VSYS_STAT	R	0 – Not in VSYSMIN regulation ( $BAT > VSYSMIN$ ), 1 – In VSYSMIN regulation ( $BAT < VSYSMIN$ )

### 8.5.1.10 Fault Register REG09

**Figure 32. REG09 Fault Register Format**

7	6	5	4	3	2	1	0
WATCHDOG_FAULT	BOOST_FAULT	CHRG_FAULT[1]	CHRG_FAULT[0]	BAT_FAULT	NTC_FAULT[2]	NTC_FAULT[1]	NTC_FAULT[0]
R	R	R	R	R	R	R	R

LEGEND: R = Read only; -n = value after reset

**Table 16. REG09 Fault Register Description**

BIT	FIELD	TYPE	DESCRIPTION
Bit 7	WATCHDOG_FAULT	R	0 – Normal, 1- Watchdog timer expiration
Bit 6	BOOST_FAULT	R	0 – Normal, 1 – VBUS overloaded (OCP), or VBUS OVP in boost mode
Bit 5	CHRG_FAULT[1]	R	00 – Normal, 01 – Input fault (VBUS OVP or $VBAT < VBUS < 3.8\text{ V}$ ), 10 - Thermal shutdown, 11 – Charge Safety Timer Expiration
Bit 4	CHRG_FAULT[0]	R	
Bit 3	BAT_FAULT	R	0 – Normal, 1 – BATOVP
Bit 2	NTC_FAULT[2]	R	000 – Normal, 010 – Warm, 011 – Cool, 101 – Cold, 110 – Hot
Bit 1	NTC_FAULT[1]	R	
Bit 0	NTC_FAULT[0]	R	

### 8.5.1.11 Vender / Part / Revision Status Register REG0A (reset = 00101111, or 2F)

**Figure 33. REG0A Vender / Part / Revision Status Register Format**

7	6	5	4	3	2	1	0
Reserved	Reserved	PN[2]	PN[1]	PN[0]	TS_PROFILE	DEV_REG[0]	DEV_REG[1]
R	R	R	R	R	R	R	R

LEGEND: R = Read only; -n = value after reset

**Table 17. REG0A Vender / Part / Revision Status Register Description**

BITS	FIELD	TYPE	RESET	DESCRIPTION
Bit 7	Reserved	R	0	0 - Reserved
Bit 6	Reserved	R	0	0 - Reserved
Device Configuration				
Bit 5	PN[2]	R	1	101
Bit 4	PN[1]	R	0	
Bit 3	PN[0]	R	1	
Bit 2	TS_PROFILE	R	1	1 – JEITA profile
Bit 1	DEV_REG[0]	R	1	11
Bit 0	DEV_REG[1]	R	1	

## 9 Application and Implementation


## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell Li-Ion battery charger for single cell Li-Ion and Li-polymer batteries used in a wide range of tablets and other portable devices. It integrates an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

## 9.2 Typical Application



**Figure 34. bq24193 with PSEL, USB On-The-Go (OTG) and Support JEITA Profile**

### 9.2.1 Design Requirements

### Table 18. Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.9 V to 17 V
Input current limit	3000 mA
Fast charge current	4000 mA
Boost mode output current	1.3 A

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Inductor Selection

The bq24193 has 1.5-MHz switching frequency to allow the use of small inductor and capacitor values. The Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE} \quad (5)$$

The inductor ripple current depends on input voltage ( $V_{BUS}$ ), duty cycle ( $D = V_{BAT}/V_{BUS}$ ), switching frequency ( $f_s$ ) and inductance ( $L$ ):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1-D)}{f_s \times L} \quad (6)$$

The maximum inductor ripple current happens with  $D = 0.5$  or close to 0.5. Usually inductor ripple is designed in the range of (20 to 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design. Typical inductor value is 2.2  $\mu H$ .

### 9.2.2.2 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{CIN}$  occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1-D)} \quad (7)$$

For best performance,  $V_{BUS}$  should be decouple to PGND with 1- $\mu F$  capacitance. The remaining input capacitor should be place on PMID.

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for 15-V input voltage.

### 9.2.2.3 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current  $I_{COUT}$  is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \quad (8)$$

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_O = \frac{V_{OUT}}{8LCf_s^2} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (9)$$

At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 15 kHz and 25 kHz. With 2.2- $\mu H$  inductor, the typical output capacitor value is 20  $\mu F$ . The preferred ceramic capacitor is 6 V or higher rating, X7R or X5R.

## 9.2.3 Application Performance Plots




Figure 35. Power Up with Charge Disabled




Figure 36. bq24193 Power Up with Charge Enabled




Figure 37. Charge Enable




Figure 38. Charge Disable




Figure 39. Input Current DPM Response without Battery






Figure 40. Load Transient During Supplement Mode







**Figure 41. PWM Switching Waveform**



**Figure 42. PFM Switching Waveform**



**Figure 43. Boost Mode Switching Waveform**



**Figure 44. Boost Mode Load Transient**

## 10 Power Supply Recommendations

In order to provide an output voltage on SYS, the bq2419x require a power supply between 3.9 V and 17 V input with at least 100 mA current rating connected to VBUS; or, a single-cell Li-Ion battery with voltage  $> V_{BATUVLO}$  connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.


## 11 Layout

### 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see [Figure 45](#)) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
2. Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
3. Put output capacitor near to the inductor and the IC. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a 0-Ω resistor to tie analog ground to power ground.
5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
6. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.
7. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
8. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the VQFN information, refer to [SCBA017](#) and [SLUA271](#).



**Figure 45. High Frequency Current Path**

## 11.2 Layout Example




Figure 46. Layout Example Diagram

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- *bq24193 EVM (PWR021) User's Guide* ([SLUUA14](#))
- *Quad Flatpack No-Lead Logic Packages Application Report* ([SCBA017](#))
- *QFN/SON PCB Attachment Application Report* ([SLUA271](#))

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## **13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24193RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24193	<a href="#">Samples</a>
BQ24193RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24193	<a href="#">Samples</a>
HPA02163RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24193	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

---

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24193RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24193RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24193RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24193RGET	VQFN	RGE	24	250	210.0	185.0	35.0

**RGE 24**

**GENERIC PACKAGE VIEW**


**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

### VQFN - 1 mm max height

24X (0.58)

24X (0.24)

20X (0.5)

SYMM

(Ø0.2) VIA TYP

(R0.05)

6

7

12

13

18

19

24

25

2X (1.1)

SYMM

2X (1.1)

2.7

3.825

3.825


The diagram illustrates two methods for defining a solder mask opening on a metal pad:

- NON SOLDER MASK DEFINED (PREFERRED):** This method shows a metal pad (blue outline) with a solder mask opening (green outline). The dimension is specified as **0.07 MAX ALL AROUND**, indicating the maximum clearance between the metal and the mask.
- SOLDER MASK DEFINED:** This method shows a metal pad (blue outline) with a solder mask opening (green outline). The dimension is specified as **0.07 MIN ALL AROUND**, indicating the minimum clearance between the metal and the mask.

**SOLDER MASK DETAILS**



**TEXAS  
INSTRUMENTS**  
www.ti.com



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 78% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4219016 / A 08/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.