
Minimization of power consumption using LPUART in microcontrollers of the STM32L0 and STM32L4 series

Introduction

Microcontrollers of the STM32L0 and STM32L4 series feature an alternative UART interface, designed to allow the MCU to operate with minimum power requirements.

This document aims to explain how to fully exploit the advantages of the Low Power UART (LPUART), thus extending product battery life for the above mentioned products.

It shows in practical examples the extremely low power consumption of the device waiting for a communication. The code used to perform the measurements described in [Section 6.1](#) and [Section 6.2](#) is supplied in the package X-CUBE-LPUART, and can be downloaded from www.st.com.

The following documents (also available on www.st.com) are to be considered as reference:

- Application note AN4445: “STM32L0xx ultra-low-power features overview”
- Application note AN4621: “STM32L4xx ultra-low-power features overview”
- Application note AN4746: “Optimizing power and performances with STM32L4xx”
- Reference manual RM0351: “STM32L4x6 advanced ARM®-based 32-bit MCUs”
- Reference manual RM0376: “Ultra-low-power STM32L0x2 advanced ARM®-based 32-bit MCUs”.

Contents

1	Definitions	6
2	Summary of features	7
2.1	Comparison between L0 and L4 series	7
2.1.1	Clock subsystem	7
2.1.2	Power management	7
2.2	Comparison with USART peripheral	7
3	Operation modes	9
3.1	Polling mode	9
3.2	IT mode	9
3.3	DMA mode	9
3.4	Combined mode examples	9
3.4.1	Interrupt with polling	10
3.4.2	Combining DMA with direct access	10
4	Other considerations	11
4.1	Execution from SRAM	11
4.2	GPIO configuration	11
4.3	Clock configuration	11
4.3.1	Clock prescalers	12
4.4	Power configuration	12
4.4.1	Use of Stop and Sleep modes	12
4.4.2	Run time configuration	13
5	Reliability and communication quality	14
5.1	Noise and frequency shift	14
5.2	Dropped bytes	14
6	Power consumption comparison	15
6.1	Measurements on the STM32L053 Nucleo board	16
6.1.1	Stop vs. Sleep mode	16
6.1.2	Short periods of Sleep mode and Low-power run	17

6.1.3	Interrupt operation overhead	18
6.1.4	Going to Stop between received bytes	19
6.1.5	Different oscillator clock speeds	21
6.1.6	Changing AHB divider ratio	22
6.1.7	Different peripheral clock settings	24
6.1.8	ULP bit setting	25
6.1.9	Higher communication speed	26
6.1.10	Wakeup from Stop mode on HSI	27
6.1.11	Voltage regulator settings	29
6.1.12	GPIO Pull-up	30
6.2	Measurements on STM32L476 Nucleo board	32
6.2.1	Three approaches at a glance	32
6.2.2	Simple polling mode on low core frequency	33
6.2.3	The role of voltage regulator settings	34
6.2.4	Idle modes compared	35
6.2.5	Use of MSI PLL-mode for higher speeds	37
6.2.6	Using two oscillators	38
7	Example project	40
7.1	HW setup	40
7.2	Configuring the example	40
7.3	Example operation	40
8	Conclusion	41
9	Revision history	42

List of tables

Table 1.	List of acronyms	6
Table 2.	Comparison of features	8
Table 3.	Clock options	12
Table 4.	Configurations - Stop vs. Sleep mode	16
Table 5.	Configurations - Sleep mode vs. LPRUN	18
Table 6.	Configurations - Interrupt operation	19
Table 7.	Configurations - Stop during data reception	20
Table 8.	Configurations - Core clock speed	21
Table 9.	Configurations - AHB divider	23
Table 10.	Configurations - Clock divider	24
Table 11.	Configurations - ULP bit effect	26
Table 12.	Configurations - Higher communication speed	27
Table 13.	Configurations - HSI vs. MSI	28
Table 14.	Configurations - Voltage regulator settings	29
Table 15.	Configurations - GPIO pull-up	30
Table 16.	Configurations - Managing communication	32
Table 17.	Configurations - Polling	34
Table 18.	Configurations - Voltage regulator settings	35
Table 19.	Configurations - Idle modes	36
Table 20.	Configurations - HSI and PLL	37
Table 21.	Configurations - Stop with 56700 Bd speed	39
Table 22.	Document revision history	42

List of figures

Figure 1.	Test loop description.	15
Figure 2.	Stop vs. Sleep mode.	16
Figure 3.	Sleep mode vs. LPRUN	17
Figure 4.	Interrupt operation overhead	19
Figure 5.	Using the Stop during data reception	20
Figure 6.	Core clock speed comparison	21
Figure 7.	Lowering oscillator speed compared to AHB divider	23
Figure 8.	Three different settings of peripheral clock divider	24
Figure 9.	ULP bit effect	25
Figure 10.	Operating at 57600 baud	26
Figure 11.	HSI vs. MSI at 4 MHz	28
Figure 12.	Comparison between voltage regulator settings.	29
Figure 13.	GPIO internal pull-up	30
Figure 14.	Comparison of three different approaches to manage communication	32
Figure 15.	Polling communication at minimum settings.	33
Figure 16.	Voltage regulator settings.	35
Figure 17.	Comparison of Idle modes	36
Figure 18.	HSI and PLL current consumption	37
Figure 19.	Using Stop with 57600 Bd speed	38

1 Definitions

Table 1. List of acronyms

Term	Description
LSE	Low-speed external clock
LSI	Low-speed internal clock
HSE	High-speed external clock
HSI, HSI16	High-speed internal clock
MSI	Multispeed internal clock source
UART	Universal asynchronous receiver transmitter
LPUART	Low power UART
MCU	Microcontroller
USART	Universal synchronous and asynchronous receiver transmitter
BT LE	Bluetooth low energy
CPU	Central processing unit (part of the MCU)
NVIC	Nested vector interrupt controller
DMA	Direct memory access
TC	Transmission complete
RM	Reference manual
SWD	Serial wire debug interface

2 Summary of features

2.1 Comparison between L0 and L4 series

While the LPUART peripheral on the STM32L4 and STM32L0 series is practically the same, there are significant differences between the two offerings. Apart from the different ARM® Cortex® cores, there are other differences impacting the LPUART efficiency.

2.1.1 Clock subsystem

The STM32L4xx MCUs are capable of higher clock speeds, effectively reducing the processing time of demanding tasks. The MSI internal clock source is thus tuned to achieve the higher clock speeds. This gearing up of the MSI reduces the choice of low speeds, the slowest possible frequency of the STM32L4 MSI is 100 kHz vs. 65 kHz on STM32L0xx MCUs.

Available speeds below 1 MHz are different, making difficult a direct comparison of the two MCUs efficiency. Also, in the STM32L4 series the MSI can use the HW auto calibration with LSE in its PLL-mode. This makes the MSI a lot more precise, no such option is available on STM32L0 product.

The STM32L0 series features a simple clock factor 4 divider associated with the HSI clock source, making the HSI the effective source of either the 16 or the 4 MHz. STM32L4 MCUs do not have divider directly on the HSI16 clock. As a result, the STM32L0 may be a lot more efficient in certain applications requiring UART speeds higher than 9600 Bd. In case of STM32L4, if 16 MHz is not efficient, the solution is to use a second clock source for System clock.

LSI clock frequency also differs, but this is not relevant to our case.

2.1.2 Power management

The main regulator of the STM32L4 series has only two ranges, vs. the three available on the STM32L0xx MCUs. Moreover, these two ranges are shifted towards higher frequencies, supported by the more powerful MCU.

This deficiency is compensated by a lot more useful Low-power run mode.

STM32L0xx MCUs cannot return to the Low-power run mode directly upon waking from Sleep or Stop Low-power mode, this limitation is not present in the STM32L4 series. Low-power run on the STM32L4xx is also not limited by the MSI range 1, but works up to 2 MHz system clock speed. HSI16 can still be used as peripheral clock, even in Low-power run.

2.2 Comparison with USART peripheral

The LPUART has less features compared to the USART, however it is able to operate using less power and using the LSE clock more efficiently.

The main features for the two peripherals are summarized in [Table 2](#).

Table 2. Comparison of features

Configuration	LPUART	USART
LSE 9600 baud option	+	-
Synchronous mode	-	+
Ir SIR compatibility	-	+
Smartcard mode	-	+
Auto baud rate detection	-	+
Modbus communication	-	+
LIN mode	-	+

The USART is also able to operate using LSE clock, the communication speed is limited to 4000 baud in case of oversampling by 8, 2000 baud when oversampling is by 16.

When using the LPUART, only the 32.768 kHz LSE clock is required to allow serial communications up to 9600 baud with minimal energy consumption and very precise speed setting allowed by the external crystal.

For higher speeds (for example the 57600 baud used for BT LE) the LPUART energy efficiency advantage drops, but still remains measurable around 5% (see [Section 6.1.9: Higher communication speed](#)).

This document focuses on communication at 9600 baud, common to many applications: the efficiency advantage of LPUART is more pronounced when using wakeup from Stop at the 9600 baud speed setting.

3 Operation modes

Real-world scenarios may cover a wide variety of configurations, using different baud rates, ratios of transmit/receive and delays between messages. All these factors influence the choice of the operation mode.

3.1 Polling mode

Polling mode is the simplest possible operating mode, also known as blocking mode. The CPU is processing a single task, switching to a low power mode during periods of inactivity. There is almost no processing overhead, allowing to use very low system clock speed.

This mode can be extremely efficient for very simple scenarios, however blocking mode is effectively blocking the CPU from processing any other tasks, like data processing or concurrent communication.

3.2 IT mode

The second option is to rely completely on interrupts, waking the CPU for every transferred byte. This operation mode uses the advantage of ARM® Cortex® advanced NVIC to keep the processing split to atomic operations, never blocking the CPU and achieving real-time responses.

This mode however strains the CPU a little more, adding processing overhead related to stack and context resuming.

3.3 DMA mode

In DMA mode the CPU is spared a large portion of processing, setting a DMA channel to move data between the peripheral and the SRAM. The CPU may spend part of the processing time in Sleep mode. User should disable half-buffer interrupt when not needed for circular buffer management, to let the CPU core rest even longer. However the DMA can't be used in combination with the Stop mode, all DMA channels should be disabled before entering the Stop Low-power mode.

The LPUART transfer can be done thanks to the Batch Acquisition Mode (BAM) in which the MCU is in Sleep or in Low-power sleep mode (CPU is clocked off). The consumption is optimized by configuring the Flash memory in Power-down mode and switching off its clock, and by clocking only the DMA, the LPUART and the SRAM.

3.4 Combined mode examples

Real-world applications usually are a mix of above mentioned modes, the developers always try to strike the best bargain between conflicting needs. The following examples are not covered in bundled source codes, they are mentioned purely as inspiration.

3.4.1 Interrupt with polling

Some embedded systems may not be real-time critical and in this case there is an option to block the CPU for a limited time to process a message frame. Especially in case of transmission, energy normally used up to process all TC interrupts is saved, the message is transmitted in blocking mode, possibly with clock speed lowered and power regulator switched to Low-power mode (LPRUN). Only approximately half clock speed is required if the CPU can treat the message in blocking mode. Normal operation is then restored, preferably waiting for incoming reply interrupt in Stop mode.

3.4.2 Combining DMA with direct access

The DMA channel is convenient for transmission of data, and it's power efficient during reception.

The downside is that in DMA mode the LPUART cannot take advantage of wakeup from Stop mode. The reason is that after wakeup event the DMA has difficulty picking up on the ongoing communication. This is a serious disadvantage for all applications that tend to remain idle for long periods of time.

However the DMA can still be used for transmission and then reception can proceed with blocking or interrupt approach. In communication systems where incoming messages are coming in quick succession or predictable timing, the DMA based reception may also be an efficient option.

4 Other considerations

For a complete overview of low power advantages please refer to the already mentioned AN4445 and AN4621. Following recommendations are specific to our case and example.

4.1 Execution from SRAM

If the program can be executed from SRAM, there is an option to turn off the embedded Flash memory (by clock gating), further reducing the power consumption.

4.2 GPIO configuration

Some GPIO settings may have great influence on power consumption while others do not.

The pins used for the UART communication lines should be configured to their alternate function mode. It is not recommended to activate pull-ups if lowest possible power consumption is the most important goal, however, in some applications it may be necessary to improve the communication reliability. The speed setting has no consequences regarding the power consumption on the tested baud rates.

Half-duplex mode, where applicable, may also lead to further power savings, however this configuration is not addressed in this document.

Other pins, unused by the application, should be configured as analog inputs. The developer should not forget to put the debug lines also to analog, once the application is ready for deployment.

4.3 Clock configuration

For LPUART peripheral clock, LSE source is the choice to reach 9600 baud with wakeup from Stop mode.

HSI is recommended for higher speeds.

The obvious (and default) choice for system clock is usually the MSI oscillator. Alternatively the STM32L0xx microcontrollers offer a simple factor 4 divider on the HSI clock branch to produce 4 MHz. On STM32L4xx products the MSI offers even more flexibility and its fluctuations can be corrected using HW auto calibration with the LSE in its PLL-mode.

Prescalers and PLL can be used to derive other speeds, different options are analyzed later in this document. These solutions are not the best ones when power consumption is the first concern. User must refer to the product datasheet for typical power consumptions for different clock configurations.

Table 3. Clock options

Source	Advantages	Limitations
HSI/HSI16	Ready to use high speed clock with precise trimming	Worst MHz / W ratio option Fixed speed on L4 series
MSI	Easy and fast clock throttling Lowest overall power consumption (on L0 when clocked below 1 MHz)	Clock is relatively unstable and imprecise (unless the auto-calibration using LSE in PLL-mode is used)
HSE	Potentially most power efficient at 1 MHz and above on L0 Efficiency comparable to MSI on L4	Needs additional external component Limited options of speed control (prescalers only)

4.3.1 Clock prescalers

The RCC module offers the possibility to tune down peripheral bus clocks, the AHB and APB frequency (RCC_CFGR register).

Slowing the AHB brings significant power savings but in most cases it is not worth using. The memory interface is also clocked with AHB. While power consumption with prescaler of 8 drops by approximately 50%, the processing capability of the system drops even more due to delays in fetching instructions from the program memory and storing the data in the memory. Usually it is better to slow down the system clock than to set an AHB prescaler ([Section 6.1.6](#)).

Slowing down the APB limits the bandwidth between the LPUART peripheral and the core. This is usually not a problem since the amount of data transferred is low. Especially in case of DMA transfers it is not an issue. In case of CPU driven transfers the core may be stalled waiting for the bus transfer to complete. This causes the overall energy budget for the operation to increase in extreme cases. Also, if the bus transfer is not complete, the core is prevented from going to a low power mode such as Stop or Sleep modes. In case of LPUART example coming along with this AN it is usually safe to set a APB prescaler value of 4 but higher values are likely to cause problems and provide no power consumption advantage ([Section 6.1.7](#)).

4.4 Power configuration

This section deals with practical implications when configuring power modes for LPUART communication, for complete information please read the dedicated section in RM0376 and RM0351.

4.4.1 Use of Stop and Sleep modes

It is a paradigm in embedded software that during the idle time the CPU should not run and actively check flags, but rather switch to Low-power mode, suspend clock, and only resume operation on external interrupt or event.

In case of ARM® MCUs this is achieved by executing WFE or WFI instruction. Both the L0 and L4 series of STM32 microcontrollers offer highly configurable selection of Idle modes, described in detail in the RMs. The great advantage of LPUART is the ability to take advantage of Stop mode when waiting for message reception ([Section 6.1.1](#)).

If the application running on STM32L0xx products doesn't use VREFINT frequently and spends most of the time in low power mode, configure Ultra-low-power mode with fast wakeup (ULP and FWU bit in PWR configuration register). Even in applications that make some use of internal voltage reference it may be interesting to switch it off and only check the startup time when measurement is needed. However mind that VREFINT startup requires some additional energy. For short periods of Low-power mode (i.e. Sleep mode between bytes typically) there is no point turning it off and on again, the overall energy budget would grow.

Note: Ultra-low-power mode without fast wakeup is unable to keep the LPUART Tx register fed, or to keep up with incoming data in blocking and interrupt mode, even with 9600 baud communication speed.

There is no option to switch off the VREFINT on the STM32L4 series.

In most cases it is also desirable to activate the Sleep mode between processing individual bytes. In case of data reception even Stop mode is available ([Section 6.1.4](#)). This practice offers great advantage at higher clock speeds, but at core clock speeds near the bare minimum needed for communication it cannot be recommended. The overhead related to putting device to Sleep mode and waking it causes a slight increase of power consumption which is then not balanced by the very short time spent in Low-power mode ([Section 6.1.2](#)).

4.4.2 Run time configuration

The voltage regulator settings are very important. Use the core voltage scaling as much as possible (see dedicated figures in RM0351 and RM0376). On STM32L0xx switching from Range 1 to Range 3 is an easy way to lower typical consumed power by more than 25% ([Section 6.1.11](#)).

The STM32L4xx provides only two ranges of the main regulator, but both STM32L0 and STM32L4 series provide a Low-power run mode.

On STM32L0xx MCUs in polling mode, which requires the least CPU processing resources, it is possible to take advantage of the Low-power run mode. This mode essentially bypasses the main voltage regulator and powers the core with power consumption approximately another 25% lower than the Range 3 of the main power regulator can achieve ([Section 6.1.2](#)).

On these products waking from Stop or Sleep mode brings the main regulator back on and considering the current low clock speed (MSI Range 1 at most) the core must immediately dedicate all processing power to data reception. In practical terms the LPRUN is great for transmission phase, but when waiting for data reception it is usually better to take advantage of the Stop mode instead of keeping the CPU in LPRUN. It is however possible to put the main voltage regulator temporarily to Range 3 (it must be in Range 2 when switch to LPRUN is done). Changing configuration of main regulator is quicker than switching the regulator and less likely to cause dropped bytes in incoming message – wakeup from Stop and power configuration changes must be handled in time shorter than 1 byte duration.

On STM32L4xx products the LPRUN mode provides more functionality. It works up to 2 MHz, which provides enough processing power for 57600 Bd communication speed in interrupt mode. It is even possible to wake from Stop or Sleep directly to Low-power run, without waking the main regulator.

5 Reliability and communication quality

5.1 Noise and frequency shift

Line noise should cause no issues at the low communication speed typical for low power applications. In some cases, random noise can be mitigated by adding a weak pull-up. This is of course at expense of additional energy. For example the internal pull-up (no extra parts) increases power consumption by approximately 30 μ A during transmission in the example described in [Section 7](#).

Framing errors occur as result of incorrect base frequency (speed setting) at one of the communication participants. The LSE clock source, which is best suited for low power applications, is very accurate. Only if LPUART peripheral clock is derived from MSI clock then the framing errors are very likely. The LPUART also cannot auto detect the uncalibrated communication speed of its counterpart, relying only on the precise speed settings with framing reliability.

5.2 Dropped bytes

The main means of achieving lower power consumption is to tune down core frequency and use low power modes. This imposes a challenge of waking up and responding to peripheral events.

In transmission case this may cause delay between bytes sent, leading to prolonged period of activity and thus impact on system efficiency, but no data loss.

The true problem is data reception. In polling or interrupt driven mode, if the received data in the LPUART data register is not read in time i.e. before a new data is received, an overrun error occurs and any data received during overrun is lost.

To avoid missing data in reception, the following guidelines can be provided:


- ensure a correct clock speed (not below a certain minimum) for the core;
- boost the LPUART interrupts priorities to the highest possible level in the application to make them basically uninterruptible;
- use the DMA for data transfers.

6 Power consumption comparison

All the pictures in this section show the detailed measurement of differently configured Low-power Nucleo running the following routine, graphically illustrated in [Figure 1](#):

1. Run mode in waiting loop – showing the regular power consumption.
2. Transmission of 100 byte message.
3. Idle state 10 ms: Stop or Sleep mode waiting for reply (depending on configuration).
4. Reception of the same 100 bytes.
5. Compare the message to detect communication errors and go back to 1.

Figure 1. Test loop description



The device starts running full speed in the loop to showcase the regular power consumption on its clock configuration. This is followed by approximately 100 ms of 9600 baud transmission, then 10 ms of idle state, waiting for incoming reply. Only few measurements feature the higher communication speed of 57600, where the communication phases 2 and 4 are significantly shorter. Receiving the reply then takes another 100 ms.

Both the transmission and reception usually consumes less power than the regular run mode, as the device is configured to save power in short periods between single bytes of the message.

Note: All measurement have been performed at temperatures around 25°C on Nucleo boards, they are in line with datasheet typical values. It is however not guaranteed that every single MCU will reproduce the very same values.

6.1 Measurements on the STM32L053 Nucleo board

6.1.1 Stop vs. Sleep mode

The first comparison deals with the difference between the Sleep and Stop modes.

While waiting for the incoming communication, the device tries to minimize the power consumption. The black line in [Figure 2](#) represents debug configuration with device waiting in Sleep mode. Using the LSE clock and LPUART peripheral the Stop mode can be employed up to speed of 9600 baud, this is the green line. Finally, with purple line one can see the absolute minimum current absorbed in Stop mode where the debug lines are configured as analog input and the device is using the ULP + FWU combination.

Figure 2. Stop vs. Sleep mode




Table 4. Configurations - Stop vs. Sleep mode

Curve in Figure 2	Black	Green	Purple
Idle mode between transmissions	Sleep	Stop	
Debug interface	ON		OFF
Current average over phases 2, 3 and 4	83.3 μ A	80.3 μ A	77.3 μ A
Clock	500 kHz MSI		
Voltage regulator	Range 3		
ULP/FWU	+ / +		
AHB/APB ratio	1 / 1		

Table 4. Configurations - Stop vs. Sleep mode (continued)

Curve in Figure 2	Black	Green	Purple
Baud rate	9600		
SW used	Interrupt operation (Com IT) with defines RXSLEEP and TXSLEEP		

6.1.2 Short periods of Sleep mode and Low-power run

While under most circumstances it is worthwhile using WFE to put the core to suspended mode while waiting for a flag or event, it may also work against the effort of optimizing the power consumption in some cases. When the core clock speed is just enough to perform the requested operation, adding WFE instruction may actually increase the power consumption a bit. Consider using the Low-power run regulator mode instead. The Low-power run effect is terminated with each wakeup from either Stop or Sleep mode, but until that wakeup it saves a lot of energy.

In [Figure 3](#) the red line represents configuration where the execution in Low-power run mode is terminated by the code that goes to Sleep mode after each byte transmission. The green line is a code that runs with voltage regulator set to Range 3 and makes no attempts to use Sleep mode during transmission. Finally the black line is the power consumption of a code that stays in LPRUN until it goes to Stop mode after finishing the transmission. All three codes then use the regulator Range 3 along with Sleep mode after each byte during reception phase. It is worth noting that in case of such a short time in Stop mode it would be more efficient to leave the code in LPRUN all the time.

Figure 3. Sleep mode vs. LPRUN




Table 5. Configurations - Sleep mode vs. LPRUN

Curve in <i>Figure 3</i>	Black	Green	Red
Idle mode between transmissions	Stop		
Debug interface	OFF		
Current average over phases 2, 3 and 4	34.9 μ A	40.0 μ A	42.0 μ A
Clock	130 kHz MSI		
Voltage regulator	LPRUN, then Range 3	Range 3	
AHB/APB ratio	1/1		
ULP/FWU	+ / +		
Baud rate	9600		
SW used	Blocking operation (Com Polling) with define RXSLEEP		Also TXSLEEP defined

6.1.3 Interrupt operation overhead

The interrupt mechanism on the ARM[®] Cortex[®] core is very efficient, but still represents an additional effort. This fact is best illustrated by comparison on the very minimum core clock suitable for interrupt driven operation of our example code, 250 kHz.

As shown in [Figure 4](#), the IT code (black line) actually spends almost no time in Sleep mode (waiting for interrupt) and the power consumption is comparatively high. Blocking operation represented by the red line saves some energy in waiting for event (Tx buffer empty or Rx buffer full).

This comparison cannot be absolutely fair, as a different code is executed, nevertheless it holds significance of code optimization too.

Figure 4. Interrupt operation overhead




Table 6. Configurations - Interrupt operation

Curve in Figure 4	Black	Red
Idle mode between transmissions	Stop	
Debug interface	OFF	
Current average over phases 2, 3 and 4	66.6 μ A	44.3 μ A
Clock	250 kHz MSI	
Voltage regulator	Range 3	
AHB/APB ratio	1/1	
ULP/FWU	+ / +	
Baud rate	9600	
SW used	Interrupt operation (Com IT) with defines RXSLEEP and TXSLEEP	Blocking operation (Com Polling) with defines RXSLEEP and TXSLEEP

6.1.4 Going to Stop between received bytes

The LPUARTs ability to wake from Stop on external event leads to possibility to enter the Stop mode even during pause between bytes in reception phase.

The best results comes with operational speeds slightly below the limit of voltage regulator Range 3, specifically 4 MHz MSI clock. In this way the interrupt overhead time is very short and the MCU spends most of the time in Stop mode.

Lower speeds actually lead to slightly higher power consumption during reception. The difference is not big, just around 10%. Yet still using polling and very slow clock setting the power consumption can be even lower than this, but sacrificing the flexibility of serving any other tasks.

Figure 5. Using the Stop during data reception




Table 7. Configurations - Stop during data reception

Curve in <i>Figure 5</i>	Black	Red
Idle mode between transmissions	Stop	
Debug interface	OFF	
Current average	55.5 µA (Rx only)	61.8 µA (Rx only)
Clock	4 MHz MSI	500 kHz MSI
Voltage regulator	Range 3	
AHB/APB ratio	1/1	
ULP/FWU	+ / +	
Baud rate	9600	
SW used	Interrupt operation (Com IT) with defines RXSTOP and TXSLEEP	

6.1.5 Different oscillator clock speeds

Using the MSI clock the application computing power and power consumption can be easily tuned to imminent needs of the system. It is of course possible to change the clock settings on the fly, during execution.

Figure 6 shows the test execution at 2 MHz (black line), 500 kHz (red line) and 130 kHz (green line). The difference is large, but using the Sleep mode between both transmitted and received bytes the duty cycle makes it less prominent, at higher speeds the core spends more time in Low-power state.

There is, of course, no observable difference during the Stop mode.

Figure 6. Core clock speed comparison




Table 8. Configurations - Core clock speed

Curve in Figure 6	Black	Green	Red
Idle mode between transmissions	Stop		
Debug interface	OFF		

Table 8. Configurations - Core clock speed (continued)

Curve in Figure 6	Black	Green	Red
Current average over phases 2, 3 and 4	136.6 μ A	42 μ A	57.1 μ A
Clock	2 MHz MSI	130 kHz MSI	500 kHz MSI
Voltage regulator	Range 3		
AHB/APB ratio	1/1		
ULP/FWU	+ / +		
Baud rate	9600		
SW used	Blocking operation (Com Polling) with RXSLEEP and TXSLEEP defined		

6.1.6 Changing AHB divider ratio

Changing the AHB divider ratio leads to decreased power consumption since most of the circuitry runs at lower frequency.

This is demonstrated in [Figure 7](#), where the black line is the current absorption of the example running at 1 MHz MSI clock, and the red line is the same code running with AHB divider set to 4. If the clock can be directly configured to lower frequency, it is always better to choose this option. The green line represents the same example, only the MSI oscillator is set directly to 250 kHz. Proven by the difference between Sleep mode and run phase the actual processing power is the same, but the solution without AHB divider is more efficient.

Use of the AHB divider only makes sense with external clock or if there is necessity to use the HSI.

Figure 7. Lowering oscillator speed compared to AHB divider




Table 9. Configurations - AHB divider

Curve in Figure 7	Black	Green	Red
Idle mode between transmissions	Stop		
Debug interface	OFF		
Current average over phases 2, 3 and 4	75.9 µA	44.3 µA	63.9 µA
Clock	1 MHz MSI	250 kHz MSI	1 MHz MSI
Voltage regulator	Range 3		
AHB/APB ratio	1/1		4/1
ULP/FWU	+ / +		
Baud rate	9600		
SW used	Blocking operation (Com Polling) with RXSLEEP and TXSLEEP defined		

6.1.7 Different peripheral clock settings

DMA based communication was measured on three different APB clock divider settings, as shown in [Figure 8](#), where the black line represents current consumption with no divider, the red and green lines with divider set to 4 and to 8, respectively.

Figure 8. Three different settings of peripheral clock divider




Table 10. Configurations - Clock divider

Curve in Figure 8	Black	Red	Green
Idle mode between transmissions	Stop		
Debug interface	OFF		
Current average over phases 2, 3 and 4	31.5 µA	30.5 µA	30.1 µA
Clock	250 kHz MSI		
Voltage regulator	Range 3		
AHB/APB ratio	1/1	1/4	1/8
ULP/FWU	+/-		

Table 10. Configurations - Clock divider (continued)

Curve in Figure 8	Black	Red	Green
Baud rate	9600		
SW used	DMA operation (Com DMA) with half buffer interrupt disabled		

The power trace of the DMA operated example is different from the interrupt or blocking mode code execution. There is a peak in half of the transmission, caused by the half message interrupt. Then for half of the reply data reception the core stays in Sleep mode, it is only active during the second half. Different arrangement is of course possible.

6.1.8 ULP bit setting

The role of the ULP bit is to disconnect the internal voltage reference during Stop mode. The power analysis screen-shot in [Figure 9](#) illustrates that this setting (black line) achieves lower power consumption in the Stop mode, but produces significant peaks when waking up (compared to green trace without ULP).

The microcontroller waiting for incoming data in the ULP mode consumes approximately 0,8 μA compared to almost 3 μA without ULP mode, but if it wakes from idle mode too frequently, the effect is negated by the voltage reference startup peaks.

Figure 9. ULP bit effect




Table 11. Configurations - ULP bit effect

Curve in Figure 9	Black	Green
Idle mode between transmissions	Stop	
Debug interface	OFF	
Current average over phases 2, 3 and 4	74.5 μ A	72.6 μ A
Clock	500 kHz MSI	
Voltage regulator	Range 3	
AHB/APB ratio	1/1	
ULP/FWU	+/+	-/-
Baud rate	9600	
SW used	Interrupt operation (Com IT) with defines RXSTOP and TXSLEEP	

6.1.9 Higher communication speed

While no advanced power saving features of the LPUART can be used on higher communication speeds (as compared with regular USART peripheral), still the LPUART simpler circuitry will result in lower power consumption (red line) compared to a full featured USART (black line), see [Figure 10](#).

Figure 10. Operating at 57600 baud




Table 12. Configurations - Higher communication speed

Curve in Figure 10	Black	Red
Idle mode between transmissions	Stop	
Debug interface	ON	
Current average over phases 2, 3 and 4	434.5 μ A	415.2 μ A
Clock	4 MHz MSI	
Voltage regulator	Range 1	
AHB/APB ratio	1/1	
ULP/FWU	+/+	
Baud rate	57600	
SW used	Interrupt operation (Com IT) modified with USART on SYSCLK	Interrupt operation (Com IT) modified with LPUART on SYSCLK


Note: The timing is slightly different for the 2 cases. This is a common problem when MSI is used to clock the LPUART peripheral. MSI clock is generally less precise than LSE or even HSI.

6.1.10 Wakeup from Stop mode on HSI

Another option to use with higher communication speed is to exploit the feature of wakeup from Stop mode with peripheral being clocked from the HSI clock (see [Figure 11](#)).

The HSI oscillator draws approximately as much current in combination with the Stop mode as the MSI at 2 MHz requires in Sleep mode. It is however more precise and provides the core with more processing power in run mode.

Figure 11. HSI vs. MSI at 4 MHz



Note that the timing with MSI is slightly off in the transmission phase. This is a common problem when MSI is used to clock the LPUART peripheral.

Table 13. Configurations - HSI vs. MSI

Curve in <i>Figure 11</i>	Black	Red
Idle mode between transmissions	Stop	Sleep
Debug interface	OFF	
Current average over phases 2, 3 and 4	369.1 µA	329.7 µA
Clock	4 MHz HSI	4 MHz MSI
Voltage regulator	Range 3	
AHB/APB ratio	1/1	
ULP/FWU	+ / +	

Table 13. Configurations - HSI vs. MSI (continued)

Curve in <i>Figure 11</i>	Black	Red
Baud rate	57600	
SW used	Interrupt operation (Com IT)	

6.1.11 Voltage regulator settings

Setting lower core voltage level is an easy and straightforward way to save energy.

In *Figure 12* it is demonstrated that even with HSI clock the run mode can be significantly more current-hungry just by changing the voltage.

Note that the setting has little or no influence on idle mode.

Figure 12. Comparison between voltage regulator settings




Table 14. Configurations - Voltage regulator settings

Curve in <i>Figure 12</i>	Red	Green	Black
Idle mode between transmissions	Sleep		
Debug interface	OFF		

Table 14. Configurations - Voltage regulator settings (continued)

Curve in <i>Figure 12</i>	Red	Green	Black
Current average over phases 2, 3 and 4	296.9 μ A	300.8 μ A	301.1 μ A
Clock	4 MHz HSI		
Voltage regulator	Range 3	Range 2	Range 1
AHB/APB ratio	1/1		
Baud rate	9600		
SW used	DMA operation (Com DMA)		

6.1.12 GPIO Pull-up

Figure 13 demonstrates the energetic costs of enabling the GPIO pull-up, in this case on the transmission line. Black line refers to internal GPIO pull-up enabled, red line to no pull-up.

It is clearly visible that no other phases are affected by extra power consumption.

Figure 13. GPIO internal pull-up




Table 15. Configurations - GPIO pull-up

Curve in <i>Figure 13</i>	Black	Red
Idle mode between transmissions	Stop	
Debug interface	OFF	

Table 15. Configurations - GPIO pull-up (continued)

Curve in <i>Figure 13</i>	Black	Red
Current average over phases 2, 3 and 4	87.8 μ A	66.6 μ A
Clock	250 kHz MSI	
Voltage regulator	Range 3	
AHB/APB ratio	1/1	
ULP/FWU	+/+	
Baud rate	9600	
SW used	Interrupt operation (Com IT) modified with Tx line internal PULL UP	Interrupt operation (Com IT)

6.2 Measurements on STM32L476 Nucleo board

6.2.1 Three approaches at a glance

In this section the advantages and disadvantages of the three basic approaches (DMA, Polling and Interrupt) to govern the communication will be compared.

Looking at [Figure 14](#), the DMA one wins this comparison, but, if the pause before reply had been longer, it would have lost by a wide margin. Polling would then appear as the most efficient, but it assumes that a single task be processed. Interrupt seems to solve this problem, but at 200 kHz system clock it has no margin to do so (judging by the negligible time spent in Sleep between bytes).

While DMA and Polling driven communications are still operational at 100 kHz minimal MSI setting, Interrupt operation is not.

Figure 14. Comparison of three different approaches to manage communication




Table 16. Configurations - Managing communication

Curve in Figure 14	Black	Red	Green
Idle mode	Stop2		Sleep
Debug interface	OFF		
Current average over phases 2, 3 and 4	64.1 μ A	51.6 μ A	49.4 μ A
Clock	200 MHz MSI		

Table 16. Configurations - Managing communication (continued)

Curve in Figure 14	Black	Red	Green
Voltage regulator	Low-power run		
AHB/APB ratio	1/1		
Baud rate	9600		
SW used	Interrupt driven (Com IT) with Sleep between bytes	POLL operation with TXSLEEP and RXSLEEP defines	DMA stream (Com DMA) with half buffer interruptions

6.2.2 Simple polling mode on low core frequency

After reset the MCU initializes with MSI oscillator running at 4 MHz, a compromise between low power consumption and acceptable communication speed. A lower frequency is needed to establish a communication link using LPUART. Note that at this pace an interrupt from different peripheral may disrupt the ongoing communication.

[Figure 15](#) shows the consumption profile using different low speeds of the MSI oscillator.

Figure 15. Polling communication at minimum settings




Table 17. Configurations - Polling

Curve in Figure 15	Black	Red	Green
Idle mode	Stop2		
Debug interface	OFF		
Current average over phases 2, 3 and 4	81.2 μ A	49.7 μ A	44.9 μ A
Clock	800 kHz MSI	200 kHz MSI	100 kHz MSI
Voltage regulator	Low-power run		
AHB/APB ratio	1/1		
Baud rate	9600		
SW used	POLL operation with TXSLEEP and RXSLEEP		

6.2.3 The role of voltage regulator settings

An important step towards lower power consumption is the use of regulator settings appropriate to the actual core frequency. Speed of 2 MHz (MSI Range 5) is the top setting supported by the Low-power run mode. Remaining connected to the main regulator (in [Figure 16](#) this is emphasized by using it even during Sleep) a lot of energy is wasted.

Figure 16. Voltage regulator settings




Table 18. Configurations - Voltage regulator settings

Curve in Figure 16	Black	Red	Green
Idle mode	Sleep		
Debug interface	OFF		
Current average over phases 2, 3 and 4	244.4 μA	215.5 μA	139.1 μA
Clock	2 MHz MSI		
Voltage regulator	Range 1	Range 2	Low-power run
AHB/APB ratio	1/1		
Baud rate	9600		
SW used	DMA operation (Com DMA) with half buffer interrupt disabled		

6.2.4 Idle modes compared

Microcontrollers of the L4 series feature three basic Idle modes, namely Sleep, Stop1 and Stop2.

Note, in [Figure 17](#), how Stop 2 minimizes the power consumption drastically, and how waking up produces a notable peak. This causes the Stop1 to outperform Stop2 in measured case of approximately 10 ms of Idle. Main reason of this peak is the fact that the Stop2 mode cannot be entered directly from the Low-power mode. Main regulator must be ON when entering and leaving the Stop2.

Figure 17. Comparison of Idle modes




Table 19. Configurations - Idle modes

Curve in Figure 17	Black	Red	Green
Idle mode	Stop2	Sleep	Stop1
Debug interface	OFF		
Current average over phases 2, 3 and 4	73.2 µA	75.6 µA	72.8 µA
Clock	400 kHz MSI		
Voltage regulator	Low-power run		
AHB/APB ratio	1/1		
Baud rate	9600		
SW used	IT operation (Com IT) with Rx Stop		

6.2.5 Use of MSI PLL-mode for higher speeds

Use of higher communication speeds require a LPUART clock source different from LSE.

System clock driven by MSI up to 48 MHz can be used, configured in PLL-mode in which it is auto-calibrated using the LSE. Obvious but not efficient solution is to use the HSI clock with dividers (such as the AHB).

HSE external source is another option. The measurement shown in [Figure 18](#) compares the HSI configurations with use of the MSI PLL-mode to get lower clock frequency and lower consumption along with it.

Figure 18. HSI and PLL current consumption




Table 20. Configurations - HSI and PLL

Curve in Figure 18	Black	Red	Green
Idle mode	Sleep		
Debug interface	OFF		
Current average over phases 2, 3 and 4	1.05 mA	0.536 mA	0.250 mA

Table 20. Configurations - HSI and PLL (continued)

Curve in <i>Figure 18</i>	Black	Red	Green
Clock	HSI16		MSI auto-calibrated using LSE; Sysclk 2 MHz
Voltage regulator	Range2		Low-power run
AHB/APB ratio	1/1	8/1	1/1
Baud rate	57600		
SW used	DMA operation (Com DMA) with half buffer interrupt disabled		

6.2.6 Using two oscillators

To use Stop modes with higher communication speed, the LPUART peripheral must be clocked from the HSI16 source. It is not necessary to reuse the same 16 MHz clock for the Sysclk as well, especially if this speed is considered too high. For the 57600 Bd speed it is possible to use 2 MHz frequency from MSI, saving a considerable amount of energy.

Figure 19. Using Stop with 57600 Bd speed




Table 21. Configurations - Stop with 56700 Bd speed

Curve in Figure 19	Black	Green
Idle mode	Stop2	
Debug interface	OFF	
Current average over phases 2, 3 and 4	480 μ A	321 μ A
Clock	HSI16	MSI auto-calibrated using LSE; Sysclk 2 MHz
Voltage regulator	Range2	Low-power run
AHB/APB ratio	8/1	1/1
Baud rate	57600	
SW used	IT operation (Com IT) with Rx Stop	IT operation (Com IT)

Note: For Stop2 mode the LPRUN must be exited.

7 Example project

A firmware example is supplied in the downloadable package X-CUBE-LPUART. The goal is to demonstrate the use of different configurations mentioned in this document. Most configurations are switchable using the defines section in the *main.c* source file.

Two boards are necessary to replicate the measurements referenced as primary board and repeater, loaded with DMA FW built with BOARD2 option.

Measurements of consumption are supposed to be done on the primary board, not on the repeater.

The example has been developed and tested with STM32L0 and STM32L4 Nucleo boards.

7.1 HW setup

Just cross connect Tx pins with Rx pins using two wires. JP6 pins can be used to monitor the power consumption. It is possible to combine STM32L4 and STM32L0 Nucleo board keeping in mind that the Rx and Tx pins have swapped positions.

7.2 Configuring the example

Various features and working modes of the example FW can be configured using following preprocessor defines:

DEBUG_OFF – Disables the SWD debug capability on port A and error checking

BOARD2 – Configures the SW as the repeater board (only present in DMA version)

UI – Enables user interface – it is impossible to take correct power consumption readings with buttons and LEDs enabled

BD_SPEED – Setting of communication baud speed

LPRUN – Configures the Low-power run mode (In case of L0 in polling version only)

PWR_CR_VOS_CONF – Configuration of the main power regulator (Range 3 is the default)

TXSLEEP – Sleep mode configured between transmitted bytes

RXSLEEP – Sleep mode configured between received bytes

RXSTOP – Stop mode configured between received bytes

HSI – Sets the system clock to 4MHz HSI mode.

RCC_MSIRANGE_SET – In case of HSI disabled, sets the MSI speed range.

7.3 Example operation

With UI disabled the boards start exchanging messages in the endless loop. In case of communication error and debugging enabled, the loop is halted.

With UI option the boards will wait for user button press to start the loop and flash the LED to indicate activity but all that has significant influence on the current consumption and UI should be disabled for all power measurements.

8 Conclusion

There is no single optimal way of configuring the LP UART with respect to lowest possible power consumption.

Depending on the application and the operational constraints, a lot of parameters have to be taken into account, the general guidelines can be summarized as follows:

- use lower frequencies;
- use lower voltages;
- keep the MCU as much as possible in low power modes.

Optimized software is also crucial part of the whole low power solution.

9 Revision history

Table 22. Document revision history

Date	Revision	Changes
22-Apr-2015	1	Initial release.
26-May-2015	2	Updated Introduction with addition of software X-CUBE-LPUART. Updated Section 7: Example project .
12-Oct-2015	3	Introduced STM32L4 series. Updated Introduction , Section 2.1.1: Clock subsystem , Section 2.2: Comparison with USART peripheral , Section 4.2: GPIO configuration , Section 4.4.1: Use of Stop and Sleep modes , Section 4.4.2: Run time configuration , Section 5.2: Dropped bytes , Section 7: Example project and its subsections. Updated tables 1 to 15 . Updated Figure 8: Three different settings of peripheral clock divider and Figure 12: Comparison between voltage regulator settings . Added Section 2.1: Comparison between L0 and L4 series and its subsections, Section 4.1: Execution from SRAM , Section 6.2: Measurements on STM32L476 Nucleo board and its subsections.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved