# 64 Kb I<sup>2</sup>C CMOS Serial EEPROM

#### Description

The CAT24C64 is a 64 Kb CMOS Serial EEPROM device, internally organized as 8192 words of 8 bits each.

It features a 32-byte page write buffer and supports the Standard (100 kHz), Fast (400 kHz) and Fast-Plus (1 MHz) I<sup>2</sup>C protocol.

External address pins make it possible to address up to eight CAT24C64 devices on the same bus.

#### **Features**

- Supports Standard, Fast and Fast–Plus I<sup>2</sup>C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 32-Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Range
- SOIC, TSSOP, UDFN 8-pad and Ultra-thin WLCSP 4-bump Packages
- This Device is Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol



#### ON Semiconductor®

www.onsemi.com





SOIC-8 W SUFFIX CASE 751BD TSSOP-8 Y SUFFIX CASE 948AL








UDFN-8 HU4 SUFFIX CASE 517AZ WLCSP-4 C4C SUFFIX CASE 567JY

WLCSP-4 C4U SUFFIX CASE 567PB

#### PIN CONFIGURATIONS (Top Views)



MARKING DIAGRAMS (WLCSP-4)





X = Specific Device Code

(see ordering information)
' = Production Year (Last Digit)

M = Production Month (1–9, O, N, D)

V = Production Week Code

For the location of Pin 1, please consult the corresponding package drawing.

#### **PIN FUNCTION**

Pin Name	Function				
A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub>	Device Address				
SDA	Serial Data				
SCL	Serial Clock				
WP	Write Protect				
V <sub>CC</sub>	Power Supply				
$V_{SS}$	Ground				

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

For serial EEPROM in a US8 package, please consult the N24C64 datasheet.

**Table 1. ABSOLUTE MAXIMUM RATINGS** 

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program/Erase Cycles
$T_{DR}$	Data Retention	100	Years

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

#### **Table 3. D.C. OPERATING CHARACTERISTICS**

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C} \text{ and } V_{CC} = 1.7 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Test Condi	Min	Max	Units	
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kHz			1	mA
I <sub>CCW</sub>	Write Current	Write, f <sub>SCL</sub> = 400 kHz			2	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or V <sub>CC</sub>	I/O Pins at GND or $V_{CC}$ $T_A = -40^{\circ}C$ to +85°C $V_{CC} \le 3.3 \text{ V}$		1	μΑ
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} > 3.3 \text{ V}$		3	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		5	
ΙL	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>			2	μΑ
V <sub>IL</sub>	Input Low Voltage			-0.5	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage			V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \ge 2.5 \text{ V}, I_{OL} = 3.0 \text{ mA}$			0.4	V
V <sub>OL2</sub>	Output Low Voltage	$V_{CC}$ < 2.5 V, $I_{OL}$ = 1.0 mA			0.2	V

### **Table 4. PIN IMPEDANCE CHARACTERISTICS**

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C} \text{ and } V_{CC} = 1.7 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Conditions	Max	Units	
C <sub>IN</sub> (Note 4)	SDA I/O Pin Capacitance	V <sub>IN</sub> = 0 V	8	pF	
C <sub>IN</sub> (Note 4)	Input Capacitance (other pins)	V <sub>IN</sub> = 0 V	6	pF	
I <sub>WP</sub> (Note 5)	WP Input Current	V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V	130	μΑ	
		V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 3.3 V	120		
		V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 1.8 V	80		
		$V_{IN} > V_{IH}$	2		
I <sub>A</sub> (Note 5)	Address Input Current	V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V	50	μΑ	
	(A0, A1, A2) Product Rev F	$V_{IN} < V_{IH}$ , $V_{CC} = 3.3 \text{ V}$	35		
		V <sub>IN</sub> < V <sub>IH</sub> , V <sub>CC</sub> = 1.8 V	25	1	
		$V_{IN} > V_{IH}$	2	1	

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

<sup>1.</sup> The DC input voltage on any pin should not be lower than -0.5 V or higher than  $V_{CC} + 0.5$  V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than  $V_{CC} + 1.5$  V, for periods of less than 20 ns.

<sup>3.</sup> Page Mode, V<sub>CC</sub> = 5 V, 25°C.

<sup>5.</sup> When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull–down is relatively strong; therefore the external driver must be able to supply the pull–down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V<sub>CC</sub>), the strong pull–down reverts to a weak current source.

#### Table 5. A.C. CHARACTERISTICS

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C} \text{ and } V_{CC} = 1.7 \text{ V to } 5.5 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C.})$  (Note 6)

			ndard 7 V – 5.5 V	Fast V <sub>CC</sub> = 1.7 V – 5.5 V		Fast- V <sub>CC</sub> = 1.7 T <sub>A</sub> = -40°		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400		1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.25		μS
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.45		μS
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		0.40		μS
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.25		μS
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		0		μS
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 7)	SDA and SCL Rise Time		1,000		300		100	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300		300		100	ns
tsu:sто	STOP Condition Setup Time	4		0.6		0.25		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		0.5		μS
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9		0.40	μS
t <sub>DH</sub>	Data Out Hold Time	100		100		50		ns
T <sub>i</sub> (Note 7)	Noise Pulse Filtered at SCL and SDA Inputs		100		100		100	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		0		μS
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		1		μS
t <sub>WR</sub>	Write Cycle Time		5		5		5	ms
t <sub>PU</sub> (Notes 7, 8)	Power-up to Ready Mode		1		1	0.1	1	ms

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Test conditions according to "A.C. Test Conditions" table.

7. Tested initially and after a design or process change that affects this parameter.

8. t<sub>PU</sub> is the delay between the time V<sub>CC</sub> is stable and the device is ready to accept commands.

#### **Table 6. A.C. TEST CONDITIONS**

Input Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>
Input Rise and Fall Times	≤ 50 ns
Input Reference Levels	0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>
Output Reference Levels	0.5 x V <sub>CC</sub>
Output Load	Current Source: $I_{OL} = 3$ mA ( $V_{CC} \ge 2.5$ V); $I_{OL} = 1$ mA ( $V_{CC} < 2.5$ V); $C_L = 100$ pF

#### Power-On Reset (POR)

Each CAT24C64 incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi–directional POR behavior protects the device against 'brown–out' failure following a temporary loss of power.

#### **Pin Description**

**SCL:** The Serial Clock input pin accepts the clock signal generated by the Master.

**SDA:** The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 $A_0$ ,  $A_1$  and  $A_2$ : The Address inputs set the device address that must be matched by the corresponding Slave address bits. The Address inputs are hard—wired HIGH or LOW allowing for up to eight devices to be used (cascaded) on the same bus. When left floating, these pins are pulled LOW internally. The Address inputs are not available for use with WLCSP 4—bumps.

**WP:** When pulled HIGH, the Write Protect input pin inhibits all write operations. When left floating, this pin is pulled LOW internally. The WP input is not available for the WLCSP 4–bumps, therefore all write operations are allowed for the device in this package.

#### **Functional Description**

The CAT24C64 supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAT24C64 operates as a Slave device. Both Master and Slave can

transmit or receive, but only the Master can assign those roles.

#### I<sup>2</sup>C Bus Protocol

The 2-wire I<sup>2</sup>C bus consists of two lines, SCL and SDA, connected to the V<sub>CC</sub> supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

#### START/STOP Condition


An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.

#### **Device Addressing**

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the CAT24C64, the first four bits of the Slave address are set to 1010 (Ah); the next three bits,  $A_2$ ,  $A_1$  and  $A_0$ , must match the logic state of the similarly named input pins. The devices in WLCSP 4-bumps respond only to the Slave Address with A2 A1 A0 = 000 (CAT24C64C4xTR). The  $R/\overline{W}$  bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 3).

#### Acknowledge

During the 9<sup>th</sup> clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.



1 0 1 0 A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> R/W DEVICE ADDRESS\*

Figure 3. Slave Address Bits

<sup>\*</sup> The devices in WLCSP 4-bumps respond only to the Slave Address with: A2 A1 A0 = 000, CAT24C64C4xTR




Figure 4. Acknowledge Timing




Figure 5. Bus Timing

# WRITE OPERATIONS

#### **Byte Write**

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress ( $t_{WR}$ ), the SDA output is tri–stated and the Slave does not acknowledge the Master (Figure 7).

#### **Page Write**

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle (t<sub>WR</sub>).

#### **Acknowledge Polling**

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow–up with a new Read or Write request, rather than wait for the maximum specified Write time ( $t_{WR}$ ) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

#### **Hardware Write Protection**

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the Write operation. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the 1<sup>st</sup> data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the Slave will not acknowledge the data byte and the Write request will be rejected.

#### **Delivery State**

The CAT24C64 is shipped erased, i.e., all bytes are FFh.




Figure 6. Byte Write Sequence




Figure 7. Write Cycle Timing




Figure 8. Page Write Sequence




Figure 9. WP Timing

#### **READ OPERATIONS**

#### **Immediate Read**

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode.

#### Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11).

#### **Sequential Read**

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.




Figure 10. Immediate Read Sequence and Timing




Figure 11. Selective Read Sequence





Figure 12. Sequential Read Sequence


#### **PACKAGE DIMENSIONS**

SOIC 8, 150 mils CASE 751BD ISSUE O




SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

**TOP VIEW** 



**SIDE VIEW** 




## **END VIEW**

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.


#### **PACKAGE DIMENSIONS**


# TSSOP8, 4.4x3 CASE 948AL ISSUE O



SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L		1.00 REF	
L1	0.50	0.60	0.75
θ	0°		8°

#### **TOP VIEW**






#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-153.

#### PACKAGE DIMENSIONS


#### **UDFN8, 2x3 EXTENDED PAD**


CASE 517AZ ISSUE A



#### **PACKAGE DIMENSIONS**

#### WLCSP4, 0.76x0.76 CASE 567JY **ISSUE C**






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
   COPLANARITY APPLIES TO SPHERICAL CROWNS OF THE SOLDER BALLS.
   DIMENSION D IS MEASURED AT THE MAXIMUM CONTACT BALL DIAMETER PARALLEL TO DATUM C.
   BACKSIDE COATING IS OPTIONAL.

ò.	В	Α	С	K	SIE	ÞΕ	: C	O	A٦	ГΙ	N(	3	IS	OI	P-	ГΙ	C	10	NA	۸L.

	MILLIMETERS							
DIM	MIN	MAX						
Α			0.35					
A1	0.04	0.06	0.08					
A2		0.23 REF						
A3	(	0.025 RE	F					
b	0.15	0.155	0.16					
D	0.75	0.77	0.79					
E	0.75	0.77	0.79					
_		0.40 BSC						

#### **RECOMMENDED SOLDERING FOOTPRINT\***





**DIMENSIONS: MILLIMETERS** 

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**

#### WLCSP4, 0.77x0.77 CASE 567PB **ISSUE A**






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
  4. COPLANARITY APPLIES TO SPHERICAL CROWNS OF THE SOLDER BALLS.
  5. DIMENSION & IS MEASURED AT THE MAXIMUM.
- THE SOLDER BALLS.

  DIMENSION b IS MEASURED AT THE MAXIMUM CONTACT BALL DIAMETER PARALLEL TO DATUM C.

  BACKSIDE COATING IS OPTIONAL.

	MILLIMETERS								
DIM	MIN	MIN NOM MAX							
Α			0.30						
A1	0.04	0.055	0.07						
A2		0.19 REF	:						
A3		0.025 REI	F						
b	0.15	0.155	0.16						
D	0.75	0.77	0.79						
E	0.75								
е		0.40 BSC	;						

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### ORDERING INFORMATION

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping
CAT24C64WI-GT3	24C64F	SOIC-8, JEDEC	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C64YI-GT3	C64F	TSSOP-8	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C64HU4I-GT3	C6U	UDFN-8	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C64C4CTR	А	WLCSP-4 with Die Coat	Industrial (-40°C to +85°C)	N/A	Tape & Reel, 5,000 Units / Reel
CAT24C64C4UTR	А	WLCSP-4 with Die Coat	Industrial (-40°C to +85°C)	N/A	Tape & Reel, 5,000 Units / Reel

<sup>9.</sup> All packages are RoHS-compliant (Lead-free, Halogen-free).

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

0 CAT24C64/D

<sup>10.</sup> The standard lead finish is NiPdAu.

<sup>11.</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>12.</sup> Caution: The EEPROM devices delivered in WLCSP must never be exposed to ultra violet light. When exposed to ultra violet light the EEPROM cells lose their stored data