SONY

Diagonal 4.60 mm (Type 1/4.0) 8 Mega-Pixel CMOS Image Sensor with Square Pixel for Color Cameras

IMX219PQH5-C

Description

The IMX219PQH5-C is a diagonal 4.60 mm (Type 1/4.0) CMOS active pixel type image sensor with a square pixel array and 8.08M effective pixels. This chip operates with three power supplies, analogue 2.8 V, digital 1.2 V, and IF 1.8 V, and has low power consumption. High sensitivity, low dark current, and no smear are achieved through the adoption of R, G, and B primary color pigment mosaic filters. This chip features an electronic shutter with variable charge-storage time.

In addition, this product is designed for use in cellular phone and tablet pc. When using this for another application, Sony does not guarantee the quality and reliability of product. Therefore, don't use this for applications other than cellular phone and tablet pc. Consult your Sony sales representative if you have any questions.

Features

- ◆ Back-illuminated CMOS image sensor Exmor R[™]
- ◆2-wire serial communication circuit on chip
- ◆ CSI2 serial data output (selection of 4lane/2lane)
- ◆ Timing generator, H and V driver circuits on chip
- ◆ CDS/PGA on chip
- ◆ 10-bit A/D converter on chip
- Automatic optical black (OB) clamp circuit on chip
- ◆ PLL on chip (rectangular wave)
- ◆ High sensitivity, low dark current, no smear
- Excellent anti-blooming characteristics
- ◆ Variable-speed shutter function (1 H units)
- ◆R, G, B primary color pigment mosaic filters on chip
- ♦ Max. 30 frame/s in all-pixel scan mode
- ◆ Pixel rate: 280 MHz (All-pixels mode)
- ↑720p/120 frame/s, 1080p (crop)/30 frame/s
- ◆ Data rate: Max. 755 Mbps/lane



* Exmor R is a trademark of Sony Corporation. The Exmor R is a Sony's CMOS image sensor with significantly enhanced imaging characteristics including sensitivity and low noise by changing fundamental structure of ExmorTM pixel adopted column parallel A/D converter to back-illuminated type.

Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

1

E13Y12C3Z

Device Structure

◆ CMOS image sensor

◆ Image size : Diagonal 4.60 mm (Type 1/4.0)

◆ Total number of pixels : 3296 (H) x 2512 (V) approx. 8.28 M pixels ◆ Number of effective pixels : 3296 (H) x 2480 (V) approx. 8.17 M pixels ◆ Number of active pixels : 3280 (H) x 2464 (V) approx. 8.08 M pixels ◆ Chip size : 5.095 mm (H) × 4.930 mm (V) (w/ Scribe)

◆ Unit cell size : 1.12 μ m (H) \times 1.12 μ m (V)

◆ Substrate material : Silicon

CONFIDENTIAL Ltd. Only Confident Confidence of the Confidence of t

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening
 risk or are highly likely to cause significant property damage in the event of failure of the Products. You
 should consult your sales representative beforehand when you consider using the Products for such
 critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

Contents

Description	n	1
Features		1
Device Str	ructure	2
USE RES	TRICTION NOTICE	3
1. Block	Diagram and Pin Configuration	10
1-1 Blo	ock Diagram	10
1-2 Pir	Description	10
	n Equivalent Circuit	
1-4 Ch	ip Center, Optical Center and Pin Assignment	14
1-5 Pir	n Coordinates	15
2. Pixel S	Signal Output Specifications	16
2-1 CS	SI-2 Signalling Mode	
2-1-1		
	ol Registers	
3-1 2-v	wire Serial Communication Operation Specifications	
3-1-1	Communication Protocol	17
3-1-2	2-wire serial communication read/write operation supported	
3-1-3	2-wire serial communication block characteristics	
3-1-4	2-wire serial communication register map	
3-1-5	Register Synchronization (Frame Bank)	25
3-2 2-v	wire Serial Communication Register Map (Configuration register, Parameter limit register)	26
3-2-1	Configuration Registers – [0x0000-0x0FFF]	26
3-2-2	Set-up Registers – [0x0100-0x0147]	28
3-2-3	Frame Bank Control and Group "A" – [0x0150-0x018D]	30
3-2-4	Frame Bank Control Group "B" – [0x0254-0x028D]	32
3-2-5	Set-up Registers - [0x0300-0x0627]	33
3-3 Pa	rameter Limit Registers – [0x1000-0x1FFF] (Read Only and Static)	36
3-3-1	Integration Time and Gain Parameter Limit Registers – [0x1000-0x1301]	36
3-4 Ma	nufacturer Specific Registers – [0x3000-0x5FFF]	41
4. Outpu	t Data Format	43
4-1 CS	SI-2 Output Data Format	43
4-1-1	CSI-2 Output Data Channels	43
4-1-2	CSI-2 Frame Structure	43
4-1-3	Short Packet & Long Packet	44
4-1-4	Data type	
4-1-5	CSI-2 Frame Format	45
4-1-6	CSI-2 Embedded Data Line	46

5.	Se	tting Required for Imaging	52
	5-1	Pixel Array Physical Image	52
	5-2	Pixel Binning Mode	53
	5-3	image size	54
	5-4	Readout Position	55
	5-5	Frame Rate Calculation Formula	56
	5-6	Black Level Control	56
	5-7	Storage Time (Electronic Shutter) Settings	56
	5-7	'-1 Storage Time (Electronic Shutter) Setting Registers	56
	5-7	'-2 Storage Time Calculation Method	57
	5-8	Gain Settings	
	5-8	3-1 Analogue Gain Settings	58
	5-8		60
6.	On	Chip Image Processing	
	6-1	Test Pattern Generator	
	6-1		62
	6-2	Digital Gain Setting	67
	6-3	Black Level Adjust	67
	6-4	Defect Correction	
	6-5	Pixel Re-alignment H Direction	67
	6-6	Pixel Re-alignment V Direction	
7.	NV	M Memory Map	69
	7-1	Block Diagram	
	7-2	NVM Functions	69
	7-3	Related Registers	70
	7-4	NVM Memory Map	72
		Defects Address registration	
	7-5	i-1 Single defect address	75
	7-5	i-2 Same Color Adjoining defect address	75
	7-5	i-3 2x4 defect address	75
	7-5	i-4 Example Setting	76
8.	Но	w to operate IMX219PQH5-C	77
	8-1 F	Power on sequence	77
	8-2 F	Power off sequence	79
9.	Oth	ner Functions	81
	9-1	Clock System	81
	9-1		
	9-1	-2 EXCK_FREQ setting depend on INCK frequency	81
	9-2	Clock Setting Example	82

10. Electrical Characteristics 84 10-1 Absolute Maximum Ratings 84 10-2 Recommended Operating Conditions 84 10-3 AC Characteristics 85 10-3-1 Master Clock Waveform Diagram 85 10-4 Electrical Characteristics 85 11. Spectral Sensitivity Characteristics 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	9-3	Temperature Sensor	. 83
10-2 Recommended Operating Conditions 84 10-3 AC Characteristics 85 10-3-1 Master Clock Waveform Diagram 85 10-4 Electrical Characteristics 85 11. Spectral Sensitivity Characteristic 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14 Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	10. Ele	ectrical Characteristics	. 84
10-3 AC Characteristics 85 10-3-1 Master Clock Waveform Diagram 85 10-4 Electrical Characteristics 85 11. Spectral Sensitivity Characteristic 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	10-1	Absolute Maximum Ratings	. 84
10-3-1 Master Clock Waveform Diagram 85 10-4 Electrical Characteristics 85 11. Spectral Sensitivity Characteristic 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 15-2 Spot Pixel Pattern Specifications 93 17. Connection Example 94	10-2	Recommended Operating Conditions	. 84
10-4 Electrical Characteristics 85 11. Spectral Sensitivity Characteristic 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 15-2 Spot Pixel Pattern Specifications 93 17. Connection Example 94	10-3	AC Characteristics	. 85
11. Spectral Sensitivity Characteristic 86 12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	10-3	3-1 Master Clock Waveform Diagram	. 85
12. Image Sensor Characteristics 87 12-1 Image Sensor Characteristics 87 12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	10-4	Electrical Characteristics	. 85
12-1 Image Sensor Characteristics	11. Sp	ectral Sensitivity Characteristic	. 86
12-2 Zone Definition used for specifying image sensor characteristics 87 13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	12. lm	age Sensor Characteristics	. 87
13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	12-1	Image Sensor Characteristics	. 87
13. Measurement Method for Image Sensor Characteristics 88 13-1 Measurement conditions 88 13-2 Color Coding of This Image Sensor and Readout 88 13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	12-2	Zone Definition used for specifying image sensor characteristics	. 87
13-1 Measurement conditions	13. Me	easurement Method for Image Sensor Characteristics	. 88
13-3 Definition of Standard Imaging Conditions 88 13-4 Measurement method. 89 14. Spot Pixel Specification 90 15. Notice on White Pixels Specifications 91 15-1 Measurement Method for Spot Pixels 92 15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94		Measurement conditions	. 88
13-4 Measurement method	13-2		
14. Spot Pixel Specification		Definition of Standard Imaging Conditions	. 88
14. Spot Pixel Specification	13-4	Measurement method	. 89
15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	14. Sp	oot Pixel Specification	. 90
15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	15. No	otice on White Pixels Specifications	. 91
15-2 Spot Pixel Pattern Specifications 92 16. Chief Ray Angle Characteristics 93 17. Connection Example 94	15-1	Measurement Method for Spot Pixels	. 92
16. Chief Ray Angle Characteristics	15-2	Spot Pixel Pattern Specifications	. 92
CONTRACTOR	16. Ch	nief Ray Angle Characteristics	. 93
	17. Co	CONTRA	. 94

Table of Figures

Fig. 1 Block Diagram	10
Fig. 2 Pin Equivalent Circuit	13
Fig. 3 Chip Center and Optical Center	14
Fig. 4 Relationship between Output pin name and Mipi output Lane	16
Fig. 5 2-wire Serial Communication	17
Fig. 6 2-wire Serial Communication Protocol	17
Fig. 7 Start Condition	18
Fig. 8 Repeated Start Condition	18
Fig. 9 Stop Condition	
Fig. 10 Slave Address	18
Fig. 11 Acknowledge and Negative Acknowledge	19
Fig. 12 CCI single read from random location.	20
Fig. 13 CCI single read from current location	
Fig. 14 CCI sequential read starting from random location	21
Fig. 15 CCI sequential read starting from current location	21
Fig. 16 CCI single write to random location	22
Fig. 17 CCI sequential write starting from random location	22
Fig. 18 2-wire Serial Communication Specifications	
Fig. 19 Function Example for Frame Bank	
Fig. 20 Frame Structure for Serial signal output	43
Fig. 21 Signaling Waveform during Line Blanking Period (CSI-2)	44
Fig. 22 Signaling Waveform during Frame Blanking Period (CSI-2)	44
Fig. 23 Short Packet & Long Packet	44
Fig. 24 Frame Format during Embedded Data Line Output	46
Fig. 25 Embedded data lines alignment in RAW8 mode	46
Fig. 26 Detailed Embedded Data Line Output in RAW10 Output Mode	46
Fig. 27 Pixel Array Physical Image	52
Fig. 28 Image of 2x2 averaged Binning Mode	53
Fig. 29 Image size	54
Fig. 30 Readout Position	55
Fig. 31 Output Image Diagrams for Vertical Flip and Horizontal Mirror	55
Fig. 32 Data Flow Diagram	62
Fig. 33 Block Diagram	69
Fig. 34 NVM Map structure	69
Fig. 35 Single defect	75
Fig. 36 Same Color Adjoining defect	75
Fig. 37 2x4 defect	75
Fig. 38 Power-on Sequence in 2-wire Serial Communication Mode	77

	Fig. 39 Start streaming sequence with 2-wire serial communication (external reset)	78
	Fig. 40 Power-off Sequence in 2-wire Serial Communication	79
	Fig. 41 Software Standby Operation Pattern 1	80
	Fig. 42 Software Standby Operation Pattern 2	80
	Fig. 43 Clock System Block Diagram	81
	Fig. 44 Master Clock Square Waveform Diagram	85
	Fig. 45 Spectral sensitivity characteristics	86
	Fig. 46 Zone Definition Diagram	87
	Fig. 47 Color coding alignment	88
	Fig. 48 Measurement Method for Spot Pixels	
	Fig. 49 Chief Ray Angle Characteristics	93
	Fig. 50 Recommended Circuit	94
Га	bles	
	bles Table 1 Pin Description	10
	Table 2 Pin Coordinates	15
	Table 3 Description of 2-wire Serial Communication Pins	17
	Table 4 R/W Bit Table 5 2-wire Serial Communication Address Space	18
	Table 5 2-wire Serial Communication Address Space	19
	Table 6 Operations Supported by 2-wire Serial Communication	19
	Table 7 2-wire Serial Communication Operation Specifications	23
	Table 8 2-wire Serial Communication AC Timing (Fast mode plus (INCK[fSCK] = 11.4 to 27 MHz))	23
	Table 9 2-wire Serial Communication AC Timing (Fast mode)	24
	Table 10 2-wire Serial Communication Register Map Address Areas	24
	Table 11 Access command sequence	41
	Table 12 Number of CSI lane Setting Registers	43
	Table 13 Image pixel area and data type	45
	Table 14 Sync Code Settings	45
	Table 15 Embedded Data Line Tag	47
	Table 16 Mode example	53
	Table 17 Image Orientation Register	55
	Table 18 Gain Setting Variables	56
	Table 19 Storage Time Setting Register	56
	Table 20 Storage Time Offset Register	56
	Table 21 Storage Time Setting (in case of Line_Length_pck = 3448)	57
	Table 22 Gain Setting Variables	58
	Table 23 Analogue Gain Setting	59
	Table 24 Digital Gain Settings	60
	Table 25 Example of Digital Gain Setting	61

Table 07 Description of Test Detterns	64
Table 27 Description of Test Patterns	
Table 28 Black Level Adjust Setting Register	67
Table 29 Pixel Re-alignment H Direction Setting Registers	67
Table 30 Pixel Re-alignment V Direction Setting Registers	68
Table 31 Functions via NVM	69
Table 32 Related Registers	70
Table 33 NVM Memory capacity	72
Table 34 NVM Memory Map Example	72
Table 35 Exsample setting of defect pixel	76
Table 36 Operation Specifications 2-wire Serial Communication Mode	78
Table 37 Initialization sequence with XCLR	78
Table 38 Operation Specifications in 2-wire Serial Communication	79
Table 39 EXCK_FREQ setting table	81
Table 40 Absolute Maximum Ratings	84
Table 41 Recommended Operating Conditions	84
Table 42 Master Clock Square Waveform Input Characteristics	85
Table 43 Electrical Characteristics	85
Table 44 Image Sensor Characteristics	87
Table 45 Measurement Conditions	88
Table 46 Spot Pixel Specifications	90

1. Block Diagram and Pin Configuration

1-1 Block Diagram




Fig. 1 Block Diagram

1-2 Pin Description

Table 1 Pin Description

Pin No.	Symbol	I/O	A/D	Description	Remarks		
1	VDDLSC1	Power	D	1.2 V Power			
2	VSSLSC1	GND	D	1.2 V GND			
3	VDDHCM1	Power	Α	2.8 V Power			
4	VSSHCM1	GND	Α	2.8 V GND			
5	VSSLCN1	GND	D	1.2 V GND			
6	VDDLCN1	Power	D	1.2 V Power			
7	VSSLDM1			Dummy	NC		
8	VSSLSC2	GND	D	1.2 V GND			
9	VDDHFIL1	Power	Α	2.8 V Power	= V _{ANA}		
10	VDDLCN2	Power	D	1.2 V Power			
11	VSSLCN2	GND	D	1.2 V GND			
12	VSSHCM2	GND	Α	2.8 V GND			
13	VDDHCM2	Power	Α	2.8 V Power			
14	VSSLSC3	GND	D	1.2 V GND			
15	VDDLSC3	Power	D	1.2 V Power			
16	VCP	0	Α	Analog Output	Connect to capacitor (2.2 µF)		
17	VBO	0	Α	Analog Output	Connect to capacitor (1.0 µF)		
18	VSSHSN1	GND	Α	2.8 V GND			

Pin No.	Symbol	I/O	A/D	Description	Remarks
19	VDDHSN1	Power	Α	2.8 V Power	
20	VSSLSC4	GND	D	1.2 V GND	
21	POREN	I	D	Digital Input	Connect to VDIG
22	XCLR	1	D	Digital Input	
23	TENABLE	I	D	Digital Input	NC
24	GPO	I/O	D	Digital Input/Output	Connect to VSSLSC when GPO is not enable
25	FSTROBE	0	D	Digital Output	
26	SDA	I/O	D	Digital Input/Output	
27	SCL	I	D	Digital Input	
28	TEST1	I	D	Digital Input	NC
29	SWTCK	I	D	Digital Input	NC
30	INCK	Ţ	D	Digital Input	
31	VDDMCO	Power	D	1.8 V Power	
32	VSSLSC5	GND	D	1.2 V GND	
33	VDDLSC5	Power	D	1.2 V Power	
34	VDDHFIL2	Power	Α	2.8 V Power	= V _{ANA}
35	VDDLSC6	Power	D	1.2 V Power	
36	VSSLSC6	GND	D	1.2 V GND	
37	VSSLDM2			Dummy	NC
38	VDDLSC7	Power	D	1.2 V Power	
39	VSSLSC7	GND	D	1.2 V GND	
40	VDDLIO1	Power	D	1.2 V Power	
41	VSSLIO1	GND	D	1.2 V GND	
42	DMO1N	0	D	Digital Output	
43	DMO1P	0	D	Digital Output	
44	DMO2N	0	D	Digital Output	
45	DMO2P	0	D	Digital Output	
46	VSSLIO2	GND	D	1.2 V GND	
47	DCKN	0	D	Digital Output	
48	DCKP	0	D	Digital Output	
49	VSSLIO3	GND	D	1.2 V GND	
50	DMO3N	0	D	Digital Output	
51	DMO3P	0	D	Digital Output	
52	DMO4N	0	D	Digital Output	
53	DMO4P	0	D	Digital Output	
54	VSSLIO4	GND	D	1.2 V GND	
55	VDDLIO2	Power	D	1.2 V Power	
56	VSSLSC8	GND	D	1.2 V GND	
57	VDDLSC8	Power	D	1.2 V Power	

Pin No.	Symbol	I/O	A/D	Description	Remarks
58	VSSHPL	GND	D	2.8 V GND	
59	VDDHPL	Power	D	2.8 V Power	
60	TVCDSIN	-	Α	Analog Input	NC, For test
61	TVMON	0	Α	Analog Output	NC, For test
62	VSSHAN	GND	Α	2.8 V GND	
63	VDDHAN	Power	Α	2.8 V Power	
64	VDDHSN2	Power	Α	2.8 V Power	
65	VSSHSN2	GND	Α	2.8 V GND	

CONFIDENTIAL Lid. Only Opto-Electronics Lid.

1-3 Pin Equivalent Circuit

Symbol	Equivalent circuit	Symbol	Equivalent circuit
VCP	VSSH Analog Input	VBO	Analog I/O Analog VSSH
XCLR	Digital Input O VDIG VDIG VDIG VDIG VDIG VDIG VDIG VDIG	INCK	INCK O VDIG
SDA SCL	Digital I/O VDIG VSSL VSSL Schmitt Buffer	GPO	Digital VDIG VDIG VSSL
FSTROBE	Digital Output VDIG VDIG VDIG VDIG VDIG VDIG VDIG VDIG	POREN	VDIGVDIG VDIG VDIG VDIG VDIG VDIG VDIG V

VDDH: 2.8 V power supply, VDIG: 1.8 V power supply, VDDL: 1.2 V power supply VSSH: 2.8 V GND, VSSL: 1.2 V GND

Fig. 2 Pin Equivalent Circuit

1-4 Chip Center, Optical Center and Pin Assignment

(Unit: µm)




Fig. 3 Chip Center and Optical Center

1-5 Pin Coordinates

Table 2 Pin Coordinates

	T		
Pin No.	Symbol	X (pad center)	Y (pad center)
1	VDDLSC1	2247.50	2355.00
2	VSSLSC1	1767.50	2355.00
3	VDDHCM1	1647.50	2355.00
4	VSSHCM1	1407.50	2355.00
5	VSSLCN1	1167.50	2355.00
6	VDDLCN1	687.50	2355.00
7	VSSLDM1	567.50	2355.00
8	VSSLSC2	447.50	2355.00
9	VDDHFIL1	167.50	2356.00
10	VDDLCN2	-727.50	2355.00
11	VSSLCN2	-1207.50	2355.00
12	VSSHCM2	-1407.50	2355.00
13	VDDHCM2	-1647.50	2355.00
14	VSSLSC3	-1767.50	2355.00
15	VDDLSC3	-2247.50	2355.00
16	VCP	-2447.50	1915.00
17	VBO	-2447.50	1795.00
18	VSSHSN1	-2447.50	1675.00
19	VDDHSN1	-2447.50	15 55.00
20	VSSLSC4	-2447.50	1125.00
21	POREN	-2447.50	1005.00
22	XCLR	-2447.50	885.00
23	TENABLE	-2447.50	765.00
24	GPO	-2447.50	645.00
25	FSTROBE	-2447.50	525.00
26	SDA	-2447.50	405.00
27	SCL	-2447.50	205.00
28	TEST1	-2447.50	5.00
29	SWTCK	-2447.50	-115.00
30	INCK	-2447.50	-235.00
31	VDDMCO	-2447.50	-355.00
32	VSSLSC5	-2447.50	-480.00
33	VDDLSC5	-2447.50	-600.00
34	VDDHFIL2	-2447.50	-726.00

	Pin No.	Symbol	X (pad center)	Y (pad center)
	35	VDDLSC6	-2447.50	-2165.00
	36	VSSLSC6	-2247.50	-2365.00
	37	VSSLDM2	-2127.50	-2365.00
	38	VDDLSC7	-807.50	-2365.00
	39	VSSLSC7	-567.50	-2365.00
	40	VDDLIO1	447.50	-2365.00
	41	VSSLIO1	567.50	-2365.00
	42	DMO1N	687.50	-2365.00
	43	DMO1P	807.50	-2365.00
	44	DMO2N	927.50	-2365.00
	45	DMO2P	1047.50	-2365.00
	46	VSSLIO2	1167.50	-2365.00
	47	DCKN	1287.50	-2365.00
	48	DCKP	1407.50	-2365.00
	49	VSSLIO3	1527.50	-2365.00
K	50	DMO3N	1647.50	-2365.00
	51	DMO3P	1767.50	-2365.00
	52	DMO4N	1887.50	-2365.00
	53	DMO4P	2007.50	-2365.00
	54	VSSLIO4	2127.50	-2365.00
	55	VDDLIO2	2247.50	-2365.00
	56	VSSLSC8	2447.50	-2165.00
	57	VDDLSC8	2447.50	-1925.00
	58	VSSHPL	2447.50	-507.00
	59	VDDHPL	2447.50	-387.00
	60	TVCDSIN	2447.50	-20.00
	61	TVMON	2447.50	100.00
	62	VSSHAN	2447.50	750.00
	63	VDDHAN	2447.50	870.00
	64	VDDHSN2	2447.50	1850.00
	65	VSSHSN2	2447.50	1970.00

2. Pixel Signal Output Specifications

IMX219PQH5-C has CSI-2 interface and the options are 4 lanes or 2 lanes.

2-1 CSI-2 Signalling Mode

2-1-1 MIPI Transmitter

Output pin of CSI-2 are shown below




Fig. 4 Relationship between Output pin name and Mipi output Lane

Data and clock signals are transmitted using CSI-2 interface (high speed serial interface). Detailed explanation of CSI-2 interface is in following two documents, "MIPI Alliance Standard for Camera Serial Interface2 (CSI-2) Version 1.01" and "MIPI Alliance Specification for D-PHYVersion 1.10.00". In CSI-2 interface, one bit of data is transmitted by a pair of differential signals. In the transmitter of CSI-2 interface, differential digital signals of data or clock are converted to differential current signals. At the receiver of CSI-2 interface, inserting output resistance, which is serial to a pair of differential outputs (data or clock), or connecting the receiver block, which includes internal resistance for a pair of differential outputs (data or clock), is required. In the case of using output resistance, output resistance is placed close to the receiver. Additionally, it is recommended that each space between differential output lines such as DMO1P/DMO1N, DMO2P/DMO2N, or DCKP/DCKN is identical, the length of all differential output lines is same, and output line length between the transmitter and the receiver is minimum.

3. Control Registers

The IMX219PQH5-C can use the 2-wire serial communication method for sensor control. These specifications are described for sensor control using the 2-wire serial communication as follows.

3-1 2-wire Serial Communication Operation Specifications

The 2-wire serial communication method conforms to the Camera Control Instance (CCI). CCI is an I2C fast-mode plus (INCK[fSCK] = 11.4 to 27 MHz) compatible interface, and the data transfer protocol is I2C standard. This 2-wire serial communication circuit can be used to access the control-registers and status-registers of IMX219PQH5-C.




Fig. 5 2-wire Serial Communication

Table 3 Description of 2-wire Serial Communication Pins

Symbol	Description	
SDA	Serial data communication	
SCL	Serial clock input	

3-1-1 Communication Protocol

2-wire serial communication supports a 16-bit register address and 8-bit data message type.




Fig. 6 2-wire Serial Communication Protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge)/Ā (Acknowledge) is transferred. Data (SDA) is transferred at the clock (SCL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High.

The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.




Fig. 7 Start Condition




Fig. 8 Repeated Start Condition

The Stop condition is defined by SDA changing from Low to High while SCL is High.




Fig. 10 Slave Address

The R/W bit indicates the data transfer direction.

Table 4 R/W Bit

R/W bit	Transfer direction
0	Write (Master →Sensor)
1	Read (Sensor → Master)

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and releases (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop condition and end the communication.




Fig. 11 Acknowledge and Negative Acknowledge

The registers have a 16-bit address space, and are assigned as follows.

Table 5 2-wire Serial Communication Address Space

Address area	Description
0x0000 - 0x0FFF	Configuration register
0x1000 - 0x1FFF	Parameter limit register Read Only and Static register
0x3000 - 0xFFFF	Manufacture specific register

3-1-2 2-wire serial communication read/write operation supported

The IMX219PQH5-C supports the following four read operations and two write operations that conform to the SMIA standard.

Table 6 Operations Supported by 2-wire Serial Communication

1	CCI Single read from random location (Single read from an optional address)
2	CCI Single read from current location (Single read from the held address)
3	CCI sequential read starting from random location (Sequential read starting from an optional address)
4	CCI sequential read starting from current location (Sequential read starting from the held address)
5	CCI single write to random location (Single write to an optional address)
6	CCI sequential write starting from random location (Sequential write starting from an optional address)

3-1-2-1 CCI single read from random location

The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start condition is generated without generating the Stop condition, so it becomes the Repeated Start condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop condition to end the communication.




Fig. 12 CCI single read from random location

3-1-2-2 CCI single read from current location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Fig. 13 CCI single read from current location

3-1-2-3 CCI sequential read starting from random location

In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop condition to end the communication.




Fig. 14 CCI sequential read starting from random location

3-1-2-4 CCI sequential read starting from current location

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop condition to end the communication.




Fig. 15 CCI sequential read starting from current location

3-1-2-5 CCI single write to random location

The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop condition to end the communication.




Fig. 16 CCI single write to random location

3-1-2-6 CCI sequential write starting from random location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop condition to end the communication.




Fig. 17 CCI sequential write starting from random location

3-1-3 2-wire serial communication block characteristics

The block operation specifications for 2-wire serial communication are show below.




Fig. 18 2-wire Serial Communication Specifications

Table 7 2-wire Serial Communication Operation Specifications

Item	Symbol	Conditions	Min.	Max.	Unit
Low level input voltage	VIL		-0.5	0.3VDIG	V
High level input voltage	VIH	7.63	0.7VDIG	VDIG+0.5	V
Low level output voltage	VOL	VDIG < 2 V,Sink 2 mA		0.25VDIG	V
High level output voltage	VOH	VDIG < 2 V,Sink 2 mA	0.75VDIG		V
Output fall time	tof	Load 10 pF - 400 pF,0.7VDIG ->0.3VDIG		120	ns
Input current	II .	0.1VDIG -0.9VDIG	-10	10	μΑ
SDA I/O capacitance	CI/O			8	pF
SCL Input capacitance	CI			6	pF

Table 8 2-wire Serial Communication AC Timing (Fast mode plus (INCK[fSCK] = 11.4 to 27 MHz))

Item	Symbol	Min.	Max.	Unit
SCL clock frequency (INCK[fSCK] = 12 to 27 MHz)	f _{SCL}	0	1000	kHz
Rise time (SDA and SCL)	t _R	_	120	ns
Fall time (SDA and SCL)	t _F	_	120	ns
Hold time (start condition)	t _{HDSTA}	0.26	_	μs
Setup time (repstart condition)	t _{SUSTA}	0.26	_	μs
Setup time (stop condition)	t _{SUSTO}	0.26	_	μs
Data setup time	t _{SUDAT}	50	_	ns
Data hold time	t _{HDDAT}	0	_	μs
Bus free time between Stop and Start condition	t _{BUF}	0.5		μs
Low period of the SCL clock	t _{LOW}	0.5		μs
High period of the SCL clock	t _{HIGH}	0.26		μs

Table 9 2-wire Serial Communication AC Timing (Fast mode)

Item	Symbol	Min.	Max.	Unit
SCL clock frequency (INCK[fSCK] = 6 to 27 MHz)	f _{SCL}	0	400	kHz
Rise time (SDA and SCL)	t _R	_	300	ns
Fall time (SDA and SCL)	t _F	_	300	ns
Hold time (start condition)	t _{HDSTA}	0.6	_	μs
Setup time (repstart condition)	t _{SUSTA}	0.6	1	μs
Setup time (stop condition)	t _{SUSTO}	0.6	1	μs
Data setup time	t _{SUDAT}	100	1	ns
Data hold time	t _{HDDAT}	0	0.9	μs
Bus free time between Stop and Start condition	t _{BUF}	1.3		μs
Low period of the SCL clock	t _{LOW}	1.3		μs
High period of the SCL clock	thigh	0.6		μs

3-1-4 2-wire serial communication register map

3-1-4-1 Description of 2-wire communication register map

In 2-wire serial communication, there is a 16-bit address space as follows. In IMX219PQH5-C, there are partially unreadable registers, which is described in Register map. If reading unreadable registers, the value to be read is 00h.

Table 10 2-wire Serial Communication Register Map Address Areas


Address Area	Description
0x0000 - 0x0fff	Configuration register
0x1000 - 0x1fff	Parameter limit register Read Only and Static resister
0x3000 - 0xffff	Manufacture specific register

3-1-5 Register Synchronization (Frame Bank)

Sequence for control of frame bank is explained in this section:

- 1. All registers on frame bank are latched by vertical synchronization (V-sync) signal.
- Any change for registers on frame bank are reflected to functions in next frame (or following next frame) if the corresponding registers are updated.

Figures for sequences of frame bank are shown in following statements. In case that user changes analog/digital gain and integration time only, we see no "no-data" term.



In case that user changes following registers, we may see a term in which we do not see any output from the sensor in addition to vertical blanking interval. From ISP's standing point, it seems that sensor has a bit longer vertical blanking interval.

Additional "no-data term" will be equal to 20[H] if fast transition mode register is activated.

List of registers is:

- Binning related registers (especially for analog binning)
- Sub-sampling registers (for vertical direction)
- Vertical image orientation registers
- Vertical ROI




Fig. 19 Function Example for Frame Bank

3-2 2-wire Serial Communication Register Map (Configuration register, Parameter limit register)

3-2-1 Configuration Registers – [0x0000-0x0FFF]

3-2-1-1 Status Registers - [0x0000-0x001B] (Read Only Dynamic Registers)

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL	
0000	[7:0]	MODEL_ID[15:8]	RO	model id		02		
0001	[7:0]	MODEL_ID[7:0]	RO			19		
0004	[7:0]	Lot_ID[23:16]	RO-D			XX	0	
0005	[7:0]	Lot_ID[15:8]	RO-D	Lot_ID of the sensor Copied from NVM		XX	0	
0006	[7:0]	Lot_ID[7:0]	RO-D			XX	0	
0007	[7:0]	Wafer_Num	RO-D	Wafer Number of the Sensor in the Lot. Value 0x01-0x19 is available.		xx	0	
000D	[7:0]	Chip_Number[15:8]	RO-D	Chip ID in the wafer		XX	0	
000E	[7:0]	Chip_Number[7:0]	RO-D			XX	0	
0018	[7:0]	FRM_CNT[7:0]	RO-D	V *O.		FF	0	
0019	[7:0]	PX_ORDER	RO-D			01	0	
001A	[1:0]	DT_PEDESTAL[9:8]	RO-D			0	0	
001B	[7:0]	DT_PEDESTAL[7:0]	RO-D	7.0		40	0	
001B [7:0] DT_PEDESTAL[7:0] RO-D 40 o								

3-2-1-2 Frame Format Description – [0x0040-0x0047]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x0040	[7:0]	FRM_FMT_TYPE[7:0]	RO	frame_format_model_type		01	0
0x0041	[7:0]	FRM_FMT_SUBTYPE[7:0]	RO	frame_format_model_subtype		12	0
0x0042	[7:0]	FRM_FMT_DESC0[15:8]	RO-D	from a format descriptor O		5C	0
0x0043	[7:0]	FRM_FMT_DESC0[7:0]	KU-D	frame_format_descriptor_0		D0	0
0x0044	[7:0]	FRM_FMT_DESC1[15:8]	0	from a format descriptor 1		10	0
0x0045	[7:0]	FRM_FMT_DESC1[7:0]	RO	frame_format_descriptor_1		02	0
0x0046	[7:0]	FRM_FMT_DESC2[15:8]	RO-D	from a format descriptor 2		59	0
0x0047	[7:0]	FRM_FMT_DESC2[7:0]	KU-D	frame_format_descriptor_2		A 0	0

3-2-1-3 Analogue Gain Description Registers – [0x0080-0x0093]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x0080	_	_	_	V × 0.		00	
0x0081	[7:0]	analogue_gain_capability	RO	Analogue Gain Description Registers		0	
0x0082		Reserved	RO	Reserved		00	
0x0083		I	-/	Reserved		00	
0x0084		I				00	
0x0085	[7:0]	analogue_gain_code_min	RO-D	Analogue Gain Description Registers		00	
0x0086	[7:0]	analogue_gain_code_max	RO	Analogue Gain Description Registers		00	
0x0087	[7:0]	7	. 0	possible to setup up to E8 (HEX)		E0	
0x0088	[7:0]	analogue_gain_code_step	RO	Analogue Coin Description Registers		00	
0x0089	[7:0]			Analogue Gain Description Registers		01	
0x008A	[7:0]	analogue_gain_type	RO	Analogue Coin Description Registers		00	
0x008B	[7:0]			Analogue Gain Description Registers		00	
0x008C	[7:0]	analogue_gain_m0	RO	Analogue Gain Description Registers		00	
0x008D	[7:0]			Analogue Gain Description Registers		00	
0x008E	[7:0]	analogue_gain_c0	RO	Analogue Gain Description Registers		01	
0x008F	[7:0]	3		Analogue Gain Description Registers		00	
0x0090	[7:0]	analogue_gain_m1	RO	Analogue Coin Deparintion Resisters		FF	
0x0091	[7:0]			Analogue Gain Description Registers		FF	
0x0092	[7:0]	analogue_gain_c1	RO	Analogue Coin Deparintion Resisters		01	
0x0093	[7:0]			Analogue Gain Description Registers		00	

3-2-1-4 Data Format Description – [0x00C0-0x00D1]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x00C0	[7:0]	DT_FMT_TYPE[7:0]	RO	data_format_model_type		01	0
0x00C1	[7:0]	DT_FMT_SUBTYPE[7:0]	RO	data_format_model_subtype		01	0
0x00C2	[7:0]	DT_FMT_DESC0[15:8]	RO	data format dagarintar O		0A	0
0x00C3	[7:0]	DT_FMT_DESC0[7:0]	RO	data_format_descriptor_0		08	0
0x00C4	[7:0]	DT_FMT_DESC1[15:8]	DO	data format dan sintar 1		0A	0
0x00C5	[7:0]	DT_FMT_DESC1[7:0]	RO	data_format_descriptor_1		0A	0

3-2-2 Set-up Registers - [0x0100-0x0147]

3-2-2-1 General Set-up Registers - [0x0100-0x0106]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x0100	[4:0]	mode_select [4:0]	RW	Mode Select: 0: SW standby, 1: Streaming		00	0
0x0101	_	Reserved		✓ ×O.			
0x0102	_	Reserved					
0x0103	[0]	software_reset	RW	Software reset		00	0
0x0104	[0]	corrupte frame status	RO-D	corrupte frame status		00	0
0x0105	[0]	mask_corrupted_frames	RW	mask_corrupted_frames		01	0
0x0106	[0]	fast standby enable	RW	fast standby from streaming		00	0
		7114 Objoy					

3-2-2-2 Output Set-up Registers - [0x0110-0x0147]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x0110	[1:0]	CSI_CH_ID	RW	CSI-2 channel ID		0	0
0x0111	[1:0]	CSI_SIG_MODE	RO	CSI-2 signalling mode		0	0
0x0114	[1:0]	CSI_LANE_MODE	RW	CSI_lane_mode 0: Reserved, 1: 2-Lane, 2: Reserved, 3: 4-Lane		3	0
0x0118	[0]	TCLK_POST[8]	RW	Global Timing Parameters		0	
0x0119	[7:0]	TCLK_POST[7:0]	RW	Global Timing Parameters		6F	
0x011A	[0]	THS_PREPARE[8]	RW	Global Timing Parameters		0	
0x011B	[7:0]	THS_PREPARE[7:0]	RW	Global Timing Parameters		2F	
0x011C	[0]	THS_ZERO_MIN[8]	RW	Global Timing Parameters		0	
0x011D	[7:0]	THS_ZERO_MIN[7:0]	RW	Global Timing Parameters		57	
0x011E	[0]	THS_TRAIL[8]	RW	Global Timing Parameters	1	0	
0x011F	[7:0]	THS_TRAIL[7:0]	RW	Global Timing Parameters		2F	
0x0120	[0]	TCLK_TRAIL_MIN[8]	RW	Global Timing Parameters		0	
0x0121	[7:0]	TCLK_TRAIL_MIN[7:0]	RW	Global Timing Parameters		2F	
0x0122	[0]	TCLK_PREPARE[8]	RW	Global Timing Parameters		0	
0x0123	[7:0]	TCLK_PREPARE[7:0]	RW	Global Timing Parameters		2F	
0x0124	[0]	TCLK_ZERO[8]	RW	Global Timing Parameters		0	
0x0125	[7:0]	TCLK_ZERO[7:0]	RW	Global Timing Parameters		BF	
0x0126	[0]	TLPX[8]	RW	Global Timing Parameters		0	
0x0127	[7:0]	TLPX[7:0]	RW	Global Timing Parameters		27	
0x0128	[0]	DPHY_CTRL	RW	MIPI Global timing setting 0: auto mode, 1: manual mode		1	
0x012A	[7:0]	EXCK_FREQ[15:8]	RW	INCK frequency [MHz]		0C	
0x012B	[7:0]	EXCK_FREQ[7:0]	RW	INCK frequency [MHz]		00	
0x0140	[7]	TEMPERATURE_EN	RW	start register to measure sensor temperature		0	0
0.0140	[6:0]	TEMPERATURE_VAL	RO-D	result of measurement of sensor temperature		XX	0
0x0142	[7:0]	READOUT_V_CNT [15:8]	RO-D	indicates current V-counter value for read-out		XX	0
0x0143	[7:0]	READOUT_V_CNT[7:0]				XX	0
0x0144	[0]	VSYNC_POL	RW	defines polarity of V-sync sinal. 0: Lo-active, 1: Hi-active		0	
0x0145		Reserved					
0x0146	[0]	FLASH_POL	RW	defines polarity of flash strobe signal. 0: Hi-active, 1: Lo-ative		0	
0x0147	[0]	VSYNC_TYPE	RW	Vsync type control 0: Vsync (conventional) 1: Vblanking (new)		0	

3-2-3 Frame Bank Control and Group "A" – [0x0150-0x018D]

3-2-3-1 Frame Bank Control Registers - [0x0150-0x0153]

Index	Byte	Register Name	RW	Comment	Re- Time	Default (HEX)	Embd DL
0x0150	[1]	FRAME_BANK_STATUS	RO-D	indicates frame bank applied in current frame		Х	0
0,0100	[0]	FRAME_BANK_ENABLE	RW	defines Frame Bank to be applied in next frame (manual switching)		0	0
0x0151	[7:0]	FRAME_BANK _FRM_CNT	RO-D	frame counter value for frame bank switching.		XX	0
0x0152	[0]	FRAME_BANK _FAST_TRACKING	RW	When host changes frame_bank_enable register under ERS mode, sensor immediately stops current V-blanking and start new exposure.		0	0
0x0153	1	_	1				

3-2-3-2 Frame Bank Registers Group "A"- [0x0154-0x018D]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0154	[7:0]	FRAME_DURATION_A	RW	defines number of frames to apply Frame Bank-A to actual function.	frame bank	00	0
0x0155	[0]	COMP_ENABLE_A	RW	compression 10 to 8 mode 0: Disable, 1: Enable	frame bank	0	0
0x0156	-	_	_				
0x0157	[7:0]	ANA_GAIN_GLOBAL_A	RW	analogue_gain_code_global	frame bank	00	0
0x0158	[3:0]	DIG_GAIN_GLOBAL_A [11:8]	RW	digital gain global	frame bank	1	0
0x0159	[7:0]	DIG_GAIN_GLOBAL_A [7:0]	IVV	digital gail global	ITAITIC DATK	00	0
0x015A	[7:0]	COARSE_INTEGRATION_ TIME_A[15:8]	RW	coarse integration time	frame bank	03	0
0x015B	[7:0]	COARSE_INTEGRATION_ TIME_A[7:0]	KVV	coalse_integration_time	ITAITIE DATIK	E8	0
0x015C	_	Reserved					
0x015D	[0]	SENSOR_MODE_A	RO	shutter mode register. 0: ERS, 1: mechanical shutter	frame bank	Х	0
0x015E	_	Reserved					
0x015F	_	Reserved					
0x0160	[7:0]	FRM_LENGTH_A[15:8]		frame_length_lines		0A	0
0x0161	[7:0]	FRM_LENGTH_A[7:0]	RW	BINNING_MODE = 0,1,2 Unit: 1Lines BINNING_MODE = 3 Units: 2Lines	frame bank	A8	0
0x0162	[7:0]	LINE_LENGTH_A[15:8]	DIA	line_length_pck	, , ,	0D	0
0x0163	[7:0]	LINE_LENGTH_A[7:0]	RW	Units: Pixels	frame bank	78	0
0x0164	[3:0]	X_ADD_STA_A[11:8]		x_addr_start		0	0
0x0165	[7:0]	X_ADD_STA_A[7:0]	RW	X-address of the top left corner of the visible pixel data	frame bank	00	0
0x0166	[3:0]	X_ADD_END_A[11:8]		x_addr_end		С	0
0x0167	[7:0]	X_ADD_END_A[7:0]	RW	X-address of the bottom right corner of the visible pixel data Units: Pixels	frame bank	CF	0
0x0168	[3:0]	Y_ADD_STA_A[11:8]	5.47	y_addr_start		0	0
0x0169	[7:0]	Y_ADD_STA_A[7:0]	RW	Y-address of the top left corner of the visible pixel data Units: Lines	frame bank	00	0
0x016A	[3:0]	Y_ADD_END_A[11:8]	5.47	y_addr_end		9	0
0x016B	[7:0]	Y_ADD_END_A[7:0]	RW	X-address of the bottom right corner of the visible pixel data Units: Pixels	frame bank	9F	0
0x016C	[3:0]	x_output_size[11:8]	RW	output image size (X-direction) Width of image data output from the	from a bon!	С	0
0x016D	[7:0]	x_output_size[7:0]	KVV	sensor module Units: Pixels	frame bank	D0	0
0x016E	[3:0]	y_output_size[11:8]		output image size (Y-direction)		9	0
0x016F	[7:0]	y_output_size[7:0]	RW	Height of image data output from the sensor module Units: Lines	frame bank	A0	0

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0170	[2:0]	X_ODD_INC_A	RW	x_odd_inc Increment for odd pixels 1, 3	frame bank	1	0
0x0171	[2:0]	Y_ODD_INC_A	KVV	y_odd_inc Increment for odd pixels 1, 3	frame bank	1	0
0.0470	[0]	IMG_ORIENTATION_A[0]	RW	image_orientation (for both direction)		0	0
0x0172	[1]	IMG_ORIENTATION_A[1]	RW	bit[0]: hori. direction bit[1]: vert. direction	frame bank	0	0
0x0173	_	Reserved					
0x0174	[1:0]	BINNING_MODE_H_A	RW	defines binning mode (H-direction). 0: no-binning, 1: x2-binning, 2: x4-binning, 3: x2-special binning 0: no-binning, 1: 2-binning	frame bank	0	0
0x0175	[1:0]	BINNING_MODE_V_A	RW	defines binning mode (V-direction). 0: no-binning, 1: x2-binning, 2: x4-binning, 3: x2-special binning	frame bank	0	0
0x0176	[0]	BINNING_CAL_MODE_H_A	RW	defines binning mode (H-direction). 0 :average, 1: sum	frame bank	0	0
0x0177	[0]	BINNING_CAL_MODE_V_A	RW	defines binning mode (V-direction). 0: average, 1: sum	frame bank	0	0
0x0189	[7:0]	ANA_GAIN_GLOBAL_SHORT _A	RW	Analog gain (short exposure)	frame bank	00	0
0x018A	[7:0]	COARSE_INTEG_TIME_SHO RT_A [15:8]	5111			01	0
0x018B	[7:0]	COARSE_INTEG_TIME_SHO RT_A [7:0]	RW	Coarse integ time (short exposure)	frame bank	F4	0
0x018C	[7:0]	CSI_DATA_FORMAT_A [15:8]	DW	001014-1-6-17-1	f==== === .	0A	0
0x018D	[7:0]	CSI_DATA_FORMAT_A [7:0]	RW	CSI-2 data format	frame bank	0A	0
		CONT.					
<i>\(\)</i>		714 Obj ₀					

3-2-4 Frame Bank Control Group "B" – [0x0254-0x028D]

3-2-4-1 Frame Bank Registers - [0x0254-0x028D]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0254	[7:0]	FRAME_DURATION_B	RW	defines number of frames to apply FrameBank-A to actual function.	frame bank	00	0
0x0255	[0]	COMP_ENABLE_B	RW	compression 10 to 8 mode 0: Disable, 1: Enable	frame bank	0	0
0x0256	_	_	_				
0x0257	[7:0]	ANA_GAIN_GLOBAL_B	RW	analogue_gain_code_global	frame bank	00	0
0x0258	[3:0]	DIG_GAIN_GLOBAL_B[11:8]	RW	digital gain global	frame bank	1	0
0x0259 0x025A	[7:0] [7:0]	DIG_GAIN_GLOBAL_B[7:0] COARSE_INTEGRATION_ TIME_B[15:8]	RW			00	0
0x025B	[7:0]	COARSE_INTEGRATION_ TIME_B[7:0]	RW	coarse_integration_time	frame bank	E8	0
0x025C	_	Reserved				<u> </u>	0
0x025D	[0]	SENSOR_MODE_B	RO	shutter mode register. 0: ERS, 1: mechanical shutter	frame bank	0	0
0x025E	_	Reserved					
0x025F	_	Reserved					
0x0260	[7:0]	FRM_LENGTH_B[15:8]		frame_length_lines	•	08	0
0x0261	[7:0]	FRM_LENGTH_B[7:0]	RW	BINNING_MODE = 0,1,2 Unit:1Lines BINNING_MODE = 3 Units:2Lines	frame bank	90	0
0x0262	[7:0]	LINE_LENGTH_B[15:8]	RW	line_length_pck	frame bank	0C	0
0x0263	[7:0]	LINE_LENGTH_B[7:0]		Units: Pixels		D0	0
0x0264	[3:0]	X_ADD_STA_B[11:8]	RW	x_addr_start X-address of the top left corner of the	frame bank	0	0
0x0265	[7:0]	X_ADD_STA_B[7:0]	IXVV	visible pixel data Units: Pixels	ITAITIE DAIR	70	0
0x0266	[3:0]	X_ADD_END_B[11:8]		x_addr_end		Α	0
0x0267	[7:0]	X_ADD_END_B[7:0]	RW	X-address of the bottom right corner of the visible pixel data Units: Pixels	frame bank	8F	0
0x0268	[3:0]	Y_ADD_STA_B[11:8]		y_addr_start		0	0
0x0269	[7:0]	Y_ADD_STA_B[7:0]	RW	Y-address of the top left corner of the visible pixel data Units: Lines	frame bank	00	0
0x026A	[3:0]	Y_ADD_END_B[11:8]		y_addr_end		7	0
0x026B	[7:0]	Y_ADD_END_B[7:0]	RW	X-address of the bottom right corner of the visible pixel data Units: Pixels	frame bank	9F	0
0x026C	[3:0]	x_output_size[11:8]		output image size (Y-direction)		Α	0
0x026D	[7:0]	x_output_size[7:0]	RW	Height of image data output from the sensor module Units: Lines	frame bank	20	0
0x026E	[3:0]	y_output_size[11:8]		output image size (Y-direction)		7	0
0x026F	[7:0]	y_output_size[7:0]	RW	Height of image data output from the sensor module Units: Lines	frame bank	A0	0
0x0270	[2:0]	X_ODD_INC_B	RW	x_odd_inc Increment for odd pixels 1, 3	frame bank	1	0
0x0271	[2:0]	Y_ODD_INC_B	RW	y_odd_inc Increment for odd pixels 1, 3	frame bank	1	0
0,0272	[0]	IMG_ORIENTATION_B[0]	RW	image_orientation	frome hant	0	0
0x0272	[1]	IMG_ORIENTATION_B[1]	RW	bit[0]: hori. direction, bit[1]: vert. direction	frame bank	0	0
0x0273		Reserved					
0x0274	[1:0]	BINNING_MODE_H_B	RW	defines binning mode (H-direction). 0: no-binning, 1: x2-binning, 2: x4-binning, 3: x2-special binning	frame bank	0	0
0x0275	[1:0]	BINNING_MODE_V_B	RW	defines binning mode (V-direction). 0: no-binning, 1: x2-binning, 2: x4-binning, 3: x2-special binning	frame bank	0	0
0x0276	[0]	BINNING_CAL_MODE_H_B	RW	defines binning mode (H-direction). 0: average, 1: sum	frame bank	0	0
0x0277	[0]	BINNING_CAL_MODE_V_B	RW	defines binning mode (V-direction). 0: average, 1: sum	frame bank	0	0
0x0289	[7:0]	ANA_GAIN_GLOBAL_SHORT_B	RW	Analog gain (short exposure)	frame bank	00	0
0x028A	[7:0]	COARSE_INTEG_TIME_SHO RT_B [15:8]	RW	Coarse integ time (short exposure)	frame bank	01	0

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x028B	[7:0]	COARSE_INTEG_TIME_SHO RT_B [7:0]				F4	0
0x028C	[7:0]	CSI_DATA_FORMAT_B [15:8]	RW	CSI-2 data format	frame bank	0A	0
0x028D	[7:0]	CSI_DATA_FORMAT_B [7:0]	KVV	CSI-2 data format	ITAITIE DATK	0A	0

3-2-5 Set-up Registers – [0x0300-0x0627]

3-2-5-1 Clock Set-up Registers – [0x0300-0x0313]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0300	_	_	RW				
0x0301	[4:0]	VTPXCK_DIV	RW	vt_pix_clk_div Video Timing Pixel Clock Divider Value		05	0
0x0302	_	_	RW				
0x0303	[1:0]	VTSYCK_DIV	RW	vt_sys_clk_div Video Timing System Clock Divider Value		1	0
0x0304	[7:0]	PREPLLCK_VT_DIV	RW	pre_pll_clk_vt_div Pre PLL clock Video Timing System Divider Value values: Integer-N mode: preplick_vt_div = 1, 2, 3 For example 1: EXCK_FREQ 6 MHz to 12 MHz 2: EXCK_FREQ 12 MHz to 24 MHz 3: EXCK_FREQ 18 MHz to 27 MHz	V-sync	2	o
0x0305	[7:0]	PREPLLCK_OP_DIV	RW	pre_pll_clk_op_div Pre PLL clock Output System Divider Value values: Integer-N mode: preplick_vt_div = 1, 2, 3 For example 1: EXCK_FREQ 6 MHz to 12 MHz 2: EXCK_FREQ 12 MHz to 24 MHz 3: EXCK_FREQ 18 MHz to 27 MHz	V-sync	2	0
0x0306	[2:0]	PLL_VT_MPY[10:8]	5111	pll_vt_multiplier	.,	0	0
0x0307	[7:0]	PLL_VT_MPY[7:0]	RW	PLL Video Timing System multiplier Value	V-sync	75	0
0x0308	_	-0	_				
0x0309	[4:0]	OPPXCK_DIV	RW	op_pix_clk_div Output Pixel Clock Divider Value		0A	0
0x030A		<u> </u>	RW				
0x030B	[1:0]	OPSYCK_DIV	RW	op_sys_clk_div Output System Clock Divider Value		1	0
0x030C	[2:0]	PLL_OP_MPY[10:8]	RW	pll_op_multiplier	V-sync	0	0
0x030D	[7:0]	PLL_OP_MPY[7:0]	1744	PLL Output System multiplier Value	v Syrio	75	0

3-2-5-2 Flash Control (ERS) Registers – [0x0320-0x0338]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0320	[0]	FLASH_START_TRIG	RW	Flash strobe start trigger for ERS mode.		0	
0x0321	[0]	FLASH_STATUS	RO-D	Flash status signal		0	0
0x0322	[7:0]	FLASH_STROBE_DIV[7:0]	RW	Internal divider for checking timing of flash strobe.		01	
0x0324	[1:0]	FLASH_STROBE_ OUTPUT_ENABLE	RW	Flash strobe output enable. [0] ERS mode [1] GS mode		0	
0x032E	[1:0]	FLASH_MODE	RW	Flash strobe mode setting for ERS mode. 0: shutter sync (single), 1: shutter sync (continus mode), 2: vcnt sync (single)		0	
0x032F	[0]	FLASH_REF_MODE	RW	Flash strobe reference point setting for ERS mode. exposure (0) or read-out (1)		0	
0x0330	[7:0]	FLASH_STROBE_ REF[15:8]	RW	Start point of flash strobe control.		00	
0x0331	[7:0]	FLASH_STROBE_ REF[7:0]	KVV	Start point of hash strobe control.	2	00	
0x0332	[7:0]	FLASH_STROBE_ LATENCY_RS[15:8]	RW	Latency control of flash strobe in ERS	O	00	
0x0333	[7:0]	FLASH_STROBE_ LATENCY_RS[7:0]	KVV	mode		00	
0x0334	[7:0]	FLASH_STROBE_ HI_PERIOD_RS[15:8]	RW	active period of flash strobe in ERS mode		00	
0x0335	[7:0]	FLASH_STROBE_ HI_PERIOD_RS[7:0]	KVV	active period of flash shope in ERS flode		01	
0x0336	[7:0]	FLASH_STROBE_ LO_PERIOD_RS[15:8]	RW	interval between active period of flash		00	
0x0337	[7:0]	FLASH_STROBE_ LO_PERIOD_RS[7:0]	IXVV	strobe in ERS mode		01	
0x0338	[7:0]	FLASH_STROBE_ COUNT_RS	RW	Number of events in which flash strobe is asserted.		01	

3-2-5-3 Even increment Registers - [0x0381-0x0383]

				7. ·			
Index	Byte	Regi <mark>s</mark> ter Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0381	[2:0]	X_EVN_INC	RO	x x_even_inc Increment for even pixels		01	
0x0382	_		_				
0x0383	[2:0]	Y_EVN_INC	RO	x_even_inc Increment for even pixels		01	

3-2-5-4 Integration Time Registers – [0x0388-0x0389]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0388	[7:0]	FINE_INTEG_TIME[15:8]	RO-D	fine integration time		01	
0x0389	[7:0]	FINE_INTEG_TIME[7:0]	מ-טא	fine_integration_time		F4	

3-2-5-5 Test Pattern Registers – [0x0600-0x0627]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0600	[0]	test nettern mode	RW	test_pattern_mode	\/ a.ma	0	
0x0601	[7:0]	test_pattern_mode	KVV	test_pattern_mode	V-sync	00	
0x0602	[1:0]	TD_R[9:8]	RW	test_data_red		0	
0x0603	[7:0]	TD_R[7:0]	KVV	lest_uala_reu		00	
0x0604	[1:0]	TD_GR[9:8]	RW	test_data_greenR		0	
0x0605	[7:0]	TD_GR[7:0]	KVV	test_uata_greerin		00	
0x0606	[1:0]	TD_B[9:8]	RW	test_data_blue		0	
0x0607	[7:0]	TD_B[7:0]	KVV	test_uata_blue		00	
0x0608	[1:0]	TD_GB[9:8]	RW	test_data_greenB		0	
0x0609	[7:0]	TD_GB[7:0]	IXVV	test_uata_greerib	1	00	
0x060A	[7:0]	H_CUR_WIDTH[15:8]	RW	horizontal_cursor_width		0	
0x060B	[7:0]	H_CUR_WIDTH[7:0]	IXVV	nonzoniai_cursor_widin		00	
0x060C	[7:0]	H_CUR_POS[15:8]	RW	horizontal_cursor_position)	0	
0x060D	[7:0]	H_CUR_POS[7:0]	1777	TIOTIZOTICAL_CUTSOL_DOSILIOTI		00	
0x060E	[7:0]	V_CUR_WIDTH[15:8]	RW	vertical_cursor_width		0	
0x060F	[7:0]	V_CUR_WIDTH[7:0]	IXVV	vertical_cursor_within		00	
0x0610	[7:0]	V_CUR_POS[15:8]	RW	vertical_cursor_position		0	
0x0611	[7:0]	V_CUR_POS[7:0]	KVV	vertical_cursor_position		00	
0x0612	_	_					
0x0620	[3:0]	TP_WINDOW_X_OFFSET[11:8]	RW	test_pattern_window_x_offset		0	
0x 0621	[7:0]	TP_WINDOW_X_OFFSET[7:0]	KVV	test_pattern_window_x_onset		00	
0x 0622	[3:0]	TP_WINDOW_Y_OFFSET[11:8]	RW	test_pattern_window_y_offset		0	
0x 0623	[7:0]	TP_WINDOW_Y_OFFSET[7:0]	1744	tost_pattern_window_y_onset		00	
0x 0624	[3:0]	TP_WINDOW_WIDTH[11:8]	RW	test_pattern_window_width		0	
0x 0625	[7:0]	TP_WINDOW_WIDTH[7:0]	TXVV	test_pattern_window_width		00	
0x 0626	[3:0]	TP_WINDOW_HEIGHT[11:8]	RW	toot pattern window height		0	
0x 0627	[7:0]	TP_WINDOW_HEIGHT[7:0]	LVVV	test_pattern_window_height		00	

3-3 Parameter Limit Registers – [0x1000-0x1FFF] (Read Only and Static)

3-3-1 Integration Time and Gain Parameter Limit Registers – [0x1000-0x1301]

3-3-1-1 Integration Time Parameter Limit Registers – [0x1000-0x1007]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1000	1	integration_time_capability	RO				
0x1001	[0]			0 – coarse integration but NO fine integration		0	
0x1002	ı	Reserved	RO				
0x1003	ı						
0x1004	[7:0]	coarse_integration_time_min	RO	Format: 16-bits unsigned integer		00	
0x1005	[7:0]					01	
0x1006	[7:0]	coarse_integration_time_max_ margin	RO	(Current frame length – current max coarse	13	00	
0x1007	[7:0]			exp) Format: 16-bits unsigned integer		04	

3-3-1-2 Digital Gain Parameter Limit Registers - [0x1080-0x1089]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1080	_	_	RO				
0x1081	[0]	digital_gain_capability		1 – per channel digital gain *		1	
0x1082	_	Reserved	RO			00	
0x1083	_					00	
0x1084	[7:0]	digital_gain_min	RO	Minimum recommended digital gain value Format: 16-bit unsigned 8.8 fixed point number		01	
0x1085	[7:0]					00	
0x1086	[7:0]	digital_gain_max	RO	Maximum recommended digital gain value Format: 16-bit unsigned 8.8 fixed point number		0F	
0x1087	[7:0]					FF	
0x1088	[7:0]	digital_gain_step_size	RO	Digital gain step size Format: 16-bit unsigned 8.8 fixed point number		00	
0x1089	[7:0]					01	

^{*} Only a setup common to channel

3-3-1-3 Pre-PLL and PLL Clock Set-up Capability Registers – [0x1100-0x111F]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1100	[7:0]					40	
0x1101	[7:0]	min out ally from mhy	RO	Minimum external clock frequency Format: IEEE 32-bit float		C0	
0x1102	[7:0]	min_ext_clk_freq_mhz	KO	Units: MHz 6 MHz (= min_ext_clk_freq_mhz)		00	
0x1103	[7:0]			0 W 12 (= 11111_6X_01C_116Q_111112)		00	
0x1104	[7:0]					41	
0x1105	[7:0]	may and ally from make	RO	Maximum external clock frequency Format: IEEE 32-bit float Units: MHz		D8	
0x1106	[7:0]	max_ext_clk_freq_mhz	RO	27 MHz (= max_ext_clk_freq_mhz)		00	
0x1107	[7:0]					00	
0x1108	[7:0]			Minimum Pre PLL divider value		00	
0x1109	[7:0]	min_pre_pll_clk_div	RO	Format: 16-bit unsigned integer		01	
0x110A	[7:0]			Maximum Pre PLL divider value		00	
0x110B	[7:0]	max_pre_pll_clk_div	RO	Format: 16-bit unsigned integer		0D	
0x110C	[7:0]					40	
0x110D	[7:0]	min_pll_ip_freq_mhz		Minimum PLL input clock frequency		C0	
0x110E	[7:0]		RO	Format: IEEE 32-bit float Units: MHz 6 MHz		00	
0x110F	[7:0]					00	
0x1110	[7:0]			7,5		41	
0x1111	[7:0]			Maximum PLL input clock frequency Format: IEEE 32-bit float Units: MHz 27 MHz (= max_ext_clk_freq_mhz)		D8	
0x1112	[7:0]	max_pll_ip_freq_mhz	RO			00	
0x1113	[7:0]					00	
0x1114	[7:0]			Minimum PLL multiplier		00	
0x1115	[7:0]	min_pll_multiplier	RO	Format: 16-bit unsigned integer		08	
0x1116	[7:0]		VC	Maximum PLL Multiplier		07	
0x1117	[7:0]	max_pll_multiplier	RO	Format: 16-bit unsigned integer		FF	
0x1118	[7:0]	0 ~'		Mr. Dil		43	
0x1119	[7:0]	V XO	D.C	Minimum PLL output clock frequency Format: IEEE 32-bit float		D8	
0x111A	[7:0]	min_pll_op_freq_mhz	RO	Units: MHz		00	
0x111B	[7:0]	() \		400 MHz		00	
0x111C	[7:0]					44	
0x111D	[7:0]		D.C	Maximum PLL output clock frequency Format: IEEE 32-bit float		65	
0x111E	[7:0]	max_pll_op_freq_mhz	RO	Units: MHz 916 MHz		00	
0x111F	[7:0]			SIO IVITA		00	

3-3-1-4 Read Domain Clock Set-up Capability Registers – [0x1120-0x1137]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1120	[7:0]	and the state of t	D0	Minimum video timing system clock divider		00	
0x1121	[7:0]	min_vt_sys_clk_div	RO	value Format: 16-bit unsigned integer		01	
0x1122	[7:0]			Maximum video timing system clock divider		00	
0x1123	[7:0]	max_vt_sys_clk_div	RO	value Format: 16-bit unsigned integer		02	
0x1124	[7:0]					43	
0x1125	[7:0]			Minimum video timing system clock frequency		48	
0x1126	[7:0]	min_vt_sys_clk_freq_mhz	RO	Format: IEEE 32-bit float Units: MHz 200 MHz		00	
0x1127	[7:0]					00	
0x1128	[7:0]					44	
0x1129	[7:0]			Maximum video timing system clock frequency		2F	
0x112A	[7:0]	max_vt_sys_clk_freq_mhz	RO	Format: IEEE 32-bit float Units: MHz 700 MHz		00	
0x112B	[7:0]					00	
0x112C	[7:0]			١. ٨.		42	
0x112D	[7:0]		RO	Minimum video timing pixel clock frequency		A0	
0x112E	[7:0]	min_vt_pix_clk_freq_mhz		Format: IEEE 32-bit float Units: MHz 80 MHz		00	
0x112F	[7:0]					00	
0x1130	[7:0]					43	
0x1131	[7:0]	may ut his all from mb-	RO	Maximum video timing pixel clock frequency Format: IEEE 32-bit float Units: MHz 140 MHz		0C	
0x1132	[7:0]	max_vt_pix_clk_freq_mhz	RU			00	
0x1133	[7:0]					00	
0x1134	[7:0]	min at his alk div	RO	Minimum video timing pixel clock divider value		00	
0x1135	[7:0]	min_vt_pix_clk_div	RU	Format: 16-bit unsigned integer		05	
0x1136	[7:0]	max_vt_pix_clk_div	RO	Maximum video timing pixel clock divider value		00	
0x1137	[7:0]	max_vt_pix_cik_div	KO	Format: 16-bit unsigned integer		05	
		JIA Objo					

3-3-1-5 Frame Timing Parameter Limit Registers – [0x1140-0x114B]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1140	[7:0]	min_frame_length_		Minimum Frame Length allowed. Value both sensor dependent		01	
0x1141	[7:0]	lines	RO	Format: 16-bit unsigned integer Units: Lines		00	
0x1142	[7:0]	max_frame_length_		Maximum possible number of lines per Frame. Value sensor dependent		FF	
0x1143	[7:0]	lines	RO	Format: 16-bit unsigned integer Units: Lines		FE	
0x1144	[7:0]		RO	Minimum Line Length allowed. Value sensor dependent. But setup is possible at a		0D	
0x1145	[7:0]	min_line_length_pck		smaller value * Format: 16-bit unsigned integer Units: Pixel Clock		78	
0x1146	[7:0]			Maximum possible number of pixel clocks per line. Value sensor dependent		7F	
0x1147	[7:0]	max_line_length_pck	RO	Format: 16-bit unsigned integer Units: Pixel Clock		F0	
0x1148	[7:0]	min line blanking pck	RO	Minimum line blanking time in pixel clocks Format: 16-bit unsigned integer Units: Pixel		00	
0x1149	[7:0]	mm_me_blanking_pck	KO	Clock		A8	
0x114A	[7:0]			Minimum frame blanking in video timing lines		00	
0x114B	[7:0]	min_frame_blanking_lines	RO	Format: 16-bit unsigned integer Units: Pixel Clock		20	

^{*} possible to setup up to D60 (HEX)

3-3-1-6 Output Clock Set-up Capability Registers - [0x1160-0x1177]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1160	[7:0]	min_op_sys_clk_div	RO	Minimum output system clock divider value		00	
0x1161	[7:0]	mm_op_sys_cik_div	2	Format: 16-bit unsigned integer		01	
0x1162	[7:0]	may an ave ally dity	RO	Maximum output system clock divider value		00	
0x1163	[7:0]	max_op_sys_clk_div	20	Format: 16-bit unsigned integer		02	
0x1164	[7:0]					43	
0x1165	[7:0]	min on our ally free that	RO	Minimum output system clock frequency Format: IEEE 32-bit float		48	
0x1166	[7:0]	min_op_sys_clk_freq_mhz	RO	Units: MHz 200 MHz		00	
0x1167	[7:0]					00	
0x1168	[7:0]	0				44	
0x1169	[7:0]		DO	Maximum output system clock frequency Format: IEEE 32-bit float Units: MHz 916 MHz		65	
0x116A	[7:0]	max_op_sys_clk_freq_mhz	RO			20	
0x116B	[7:0]					00	
0x116C	[7:0]			Minimum output pixel clock frequency Format: IEEE 32-bit float Units: MHz 20 MHz		41	
0x116D	[7:0]		RO			A0	
0x116E	[7:0]	min_op_pix_clk_freq_mhz				00	
0x116F	[7:0]					00	
0x1170	[7:0]					42	
0x1171	[7:0]		D.O.	Maximum output pixel clock frequency Format: IEEE 32-bit float Units: MHz		E5	
0x1172	[7:0]	max_op_pix_clk_freq_mhz	RO	114.5 MHz		00	
0x1173	[7:0]					00	
0x1174	[7:0]	min_op_pix_clk_div	RO	Minimum output pixel clock divider value		00	
0x1175	[7:0]			Format: 16-bit unsigned integer		08	
0x1176	[7:0]	max_op_pix_clk_div	RO	Maximum output pixel clock divider value		00	
0x1177	[7:0]			Format: 16-bit unsigned integer		0A	

3-3-1-7 Image Size Parameter Limit Registers – [0x1180-0x118F]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1180	[7:0]	adda asia	RO	Minimum X-address of the addressable		00	
0x1181	[7:0]	x_addr_min	RO	pixel array Format: 16-bit unsigned integer Value: Always 0		00	
0x1182	[7:0]	adda asta	DO	Minimum Y-address of the addressable		00	
0x1183	[7:0]	y_addr_min	RO	pixel array Format: 16-bit unsigned integer Value: Always 0		00	
0x1184	[7:0]	x addr max	RO	Maximum X-address of the addressable		0C	
0x1185	[7:0]	x_audi_iiiax	2	pixel array Format: 16-bit unsigned integer		CF	
0x1186	[7:0]	y addr max	RO	Maximum Y-address of the addressable		09	
0x1187	[7:0]	y_addi_max	20	pixel array Format: 16-bit unsigned integer		9F	
0x1188	[7:0]	min x output size	RO	Minimum x output size in pixels		01	
0x1189	[7:0]	mm_x_output_size	110	Format: 16-bit unsigned integer		00	
0x118A	[7:0]	min y output size	RO	Minimum y output size in pixels		01	
0x118B	[7:0]	mm_y_output_size	110	Format: 16-bit unsigned integer		00	
0x118C	[7:0]	max x output size	RO	Maximum x output size in pixels		0C	
0x118D	[7:0]			Format: 16-bit unsigned integer		D0	
0x118E	[7:0]	max y output size	RO	Maximum y output size in pixels		09	
0x118F	[7:0]		.,0	Format: 16-bit unsigned integer		A0	

3-3-1-8 Sub-Sampling Parameter Limit Registers – [0x11C0-0x11C7]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x11C0	[7:0]	min even inc	RO	Minimum Increment for even pixels Format: 16-bit unsigned integer (static)		00	
0x11C1	[7:0]	mm_even_mc	NO.			01	
0x11C2	[7:0]	may aven inc	RO	Maximum increment for even pixels		00	
0x11C3	[7:0]	max_even_inc	RO	Format: 16-bit unsigned integer (static)		01	
0x11C4	[7:0]	min odd inc	RO	Minimum Increment for odd pixels Format: 16-bit unsigned integer (static)		00	
0x11C5	[7:0]	mm_odd_mc				01	
0x11C6	[7:0]	max odd inc	I RO	Maximum Increment for odd pixels Format: 16-bit unsigned integer (static)		00	
0x11C7	[7:0]	max_ouu_mc				03	

3-3-1-9 Image Scaling Parameter Limit Registers - [0x1200-0x1204]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1200	-	_	1				
0x1201	[1:0]	scaling_capability (no support)	RO	0 – None; 1 – H dir 2 – Full (H & V), Format: 16-bit unsigned integer		0	
0x1202	ı	Reserved	RO				
0x1203		Reserved	, KO	RO .			
0x1204	_	_	_			00	

3-3-1-10 Image Compression Capability Registers - [0x1300-0x1301]

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x1300	_	_	_				
0x1301	[0]	compression_capability	RO	compression_capability (support comp10to8)		1	

3-4 Manufacturer Specific Registers – [0x3000-0x5FFF]

To access this address area, it is neccesary to send command sequence as below.

Table 11 Access command sequence

Seq. No.	Address (Hex)	data
1	30EB	05
2	30EB	0C
3	300A	FF
4	300B	FF
5	30EB	05
6	30EB	09

Register [0x3200-0x3243]

	•	0 000240]				
Index (HEX)	Bit	Register Name	RW	Comment	Re-Timed	Default (HEX)
3200	[2:0]	OTPIF_CTRL	RW	OTP I/F control register [0] enable [1]R/W [2]error clear		0
3201	[1:0]	OTPIF_STATUS	RO-D	OTP I/F status; [0] read ready [1] write ready		0
3202	[7:0]	OTPIF_PAGE_SELECT	RW	otpif_page_select		0
3204	[7:0]	OTPIF_DT_0	RW	otpif_data_0		00
3205	[7:0]	OTPIF_DT_1	RW	otpif_data_1		00
3206	[7:0]	OTPIF_DT_2	RW	otpif_data_2		00
3207	[7:0]	OTPIF_DT_3	RW	otpif_data_3		00
3208	[7:0]	OTPIF_DT_4	RW	otpif_data_4		00
3209	[7:0]	OTPIF_DT_5	RW	otpif_data_5		00
320A	[7:0]	OTPIF_DT_6	RW	otpif_data_6		00
320B	[7:0]	OTPIF_DT_7	RW	otpif_data_7		00
320C	[7:0]	OTPIF_DT_8	RW	otpif_data_8		00
320D	[7:0]	OTPIF_DT_9	RW	otpif_data_9		00
320E	[7:0]	OTPIF_DT_10	RW	otpif_data_10		00
320F	[7:0]	OTPIF_DT_11	RW	otpif_data_11		00
3210	[7:0]	OTPIF_DT_12	RW	otpif_data_12		00
3211	[7:0]	OTPIF_DT_13	RW	otpif_data_13		00
3212	[7:0]	OTPIF_DT_14	RW	otpif_data_14		00
3213	[7:0]	OTPIF_DT_15	RW	otpif_data_15		00
3214	[7:0]	OTPIF_DT_16	RW	otpif_data_16		00
3215	[7:0]	OTPIF_DT_17	RW	otpif_data_17		00
3216	[7:0]	OTPIF_DT_18	RW	otpif_data_18		00
3217	[7:0]	OTPIF_DT_19	RW	otpif_data_19		00
3218	[7:0]	OTPIF_DT_20	RW	otpif_data_20		00
3219	[7:0]	OTPIF_DT_21	RW	otpif_data_21		00
321A	[7:0]	OTPIF_DT_22	RW	otpif_data_22		00
321B	[7:0]	OTPIF_DT_23	RW	otpif_data_23		00
321C	[7:0]	OTPIF_DT_24	RW	otpif_data_24		00
321D	[7:0]	OTPIF_DT_25	RW	otpif_data_25		00
321E	[7:0]	OTPIF_DT_26	RW	otpif_data_26		00
321F	[7:0]	OTPIF_DT_27	RW	otpif_data_27		00
3220	[7:0]	OTPIF_DT_28	RW	otpif_data_28		00

Index (HEX)	Bit	Register Name	RW	Comment	Re-Timed	Default (HEX)
3221	[7:0]	OTPIF_DT_29	RW	otpif_data_29		00
3222	[7:0]	OTPIF_DT_30	RW	otpif_data_30		00
3223	[7:0]	OTPIF_DT_31	RW	otpif_data_31		00
3224	[7:0]	OTPIF_DT_32	RW	otpif_data_32		00
3225	[7:0]	OTPIF_DT_33	RW	otpif_data_33		00
3226	[7:0]	OTPIF_DT_34	RW	otpif_data_34		00
3227	[7:0]	OTPIF_DT_35	RW	otpif_data_35		00
3228	[7:0]	OTPIF_DT_36	RW	otpif_data_36		00
3229	[7:0]	OTPIF_DT_37	RW	otpif_data_37		00
322A	[7:0]	OTPIF_DT_38	RW	otpif_data_38		00
322B	[7:0]	OTPIF_DT_39	RW	otpif_data_39		00
322C	[7:0]	OTPIF_DT_40	RW	otpif_data_40		00
322D	[7:0]	OTPIF_DT_41	RW	otpif_data_41		00
322E	[7:0]	OTPIF_DT_42	RW	otpif_data_42		00
322F	[7:0]	OTPIF_DT_43	RW	otpif_data_43		00
3230	[7:0]	OTPIF_DT_44	RW	otpif_data_44	•	00
3231	[7:0]	OTPIF_DT_45	RW	otpif_data_45		00
3232	[7:0]	OTPIF_DT_46	RW	otpif_data_46		00
3233	[7:0]	OTPIF_DT_47	RW	otpif_data_47		00
3234	[7:0]	OTPIF_DT_48	RW	otpif_data_48		00
3235	[7:0]	OTPIF_DT_49	RW	otpif_data_49		00
3236	[7:0]	OTPIF_DT_50	RW	otpif_data_50		00
3237	[7:0]	OTPIF_DT_51	RW	otpif_data_51		00
3238	[7:0]	OTPIF_DT_52	RW	otpif_data_52		00
3239	[7:0]	OTPIF_DT_53	RW	otpif_data_53		00
323A	[7:0]	OTPIF_DT_54	RW	otpif_data_54		00
323B	[7:0]	OTPIF_DT_55	RW	otpif_data_55		00
323C	[7:0]	OTPIF_DT_56	RW	otpif_data_56		00
323D	[7:0]	OTPIF_DT_57	RW	otpif_data_57		00
323E	[7:0]	OTPIF_DT_58	RW	otpif_data_58		00
323F	[7:0]	OTPIF_DT_59	RW	otpif_data_59		00
3240	[7:0]	OTPIF_DT_60	RW	otpif_data_60		00
3241	[7:0]	OTPIF_DT_61	RW	otpif_data_61		00
3242	[7:0]	OTPIF_DT_62	RW	otpif_data_62		00
3243	[7:0]	OTPIF_DT_63	RW	otpif_data_63		00

4. Output Data Format

4-1 CSI-2 Output Data Format

4-1-1 CSI-2 Output Data Channels

The IMX219PQH5-C can select the CSI-2 2 lanes or CSI-2 4 lanes serial signal output method that uses all pairs of differential signals for image data output.

Table 12 Number of CSI lane Setting Registers

Index	Byte	Register Name	RW	Comment	Default (HEX)	Remark
0x0114	[1:0]	CSI_LANE_MODE	RW	03: 4Lane 01: 2Lane	03	Setting before "standby cancel"

4-1-2 CSI-2 Frame Structure

The image frame structure is shown below.




Fig. 20 Frame Structure for Serial signal output




Fig. 21 Signaling Waveform during Line Blanking Period (CSI-2)




Fig. 22 Signaling Waveform during Frame Blanking Period (CSI-2)

4-1-3 Short Packet & Long Packet




Fig. 23 Short Packet & Long Packet

4-1-4 Data type

Data types of each line are shown as below.

Table 13 Image pixel area and data type

image pixel area	Data Type
Embedded Data Lines	Embedded Data
OBside ineffective area	Null
OB area for internal use	Null
effective OB	OPB Data
Effective area side ineffective area	Null
effective pixel	RAW10 or RAW8 or COMP8

4-1-5 CSI-2 Frame Format

The data format of each line is based on CSI-2 General Frame Format.

The period from a line end sync code to the line start sync code for the next line is called the line blanking period. Likewise, the period from a frame end sync code to the next frame start sync code is called the frame blanking period. Packet header consists of the following data.

Table 14 Sync Code Settings

Header [7:0]	Description	Setting register	Remarks
[7:6]	Virtual Channel Identifier	Addr: 0x0110 CSI_channel_identifier	See Register Section
[5:0]	Synch Short Packet Data types	NA	
6'h00	Frame Start Code	NA	
6'h01	Frame End Code	NA	
6'h12	Embedded Data	NA	Written data in the sensor
6'h2A	RAW8	CSI_data_format	16'h0808
6'h2B	RAW10	CSI_data_format	16'h0A0A

4-1-6 CSI-2 Embedded Data Line

The value of the 2-wire serial communication configuration register can be output at the start of the frame. The output register is indicated in the "Embd DL" column of the 2-wire serial communication Register Map. The Embedded data line is output in the two lines following the sync code FS.




Fig. 24 Frame Format during Embedded Data Line Output

The output method differs according to the data format.

In RAW10 mode, dummy bytes are inserted after outputting 4 bytes of data and tags.




Fig. 25 Embedded data lines alignment in RAW8 mode

RAW10 mode Simplified 2-Byte Tagged Data Format




Fig. 26 Detailed Embedded Data Line Output in RAW10 Output Mode

The end of the address and register value is determined according to the tags embedded in the data.

Table 15 Embedded Data Line Tag

Tag	Data Byte Description
00h	Illegal Tag. If found treat as end of Data
07h	End of Data (Data Byte Value = 07H)
aah	CCI Register Index MSB [15:8]
a5h	CCI Register Index LSB [7:0]
5ah	Auto increment the CCI index after the data byte - valid data Data byte contains valid CCI register data
55h	Auto increment the CCI index after the data byte - null data A CCI register does NOT exist for the current CCI index. The data byte value is the 07H
ffh	Illegal Tag. If found treat as end of Data
	CONFIDENTIAL CONTRIBUTION OF THE CONTRIBUTION OF THE CHILD CONTRIBUTIO

Registers

Specific output examples are shown on the following pages.

Frame Bank A mode

Addr in Byte Register Name (Hex) (Hex) Line1 0x0000 MODEL_ID[15:8] X2 0x0001 19 MODEL_ID[7:0] 0x0002 FABRICATION_TOP XX0x0004 LOT_ID_TOP[23:16] XX 0x0005 LOT_ID_TOP[15:8] XX0x0006 LOT_ID_TOP[7:0] XX 0x0007 WAFER_NUM_TOP XX0x000D CHIP_NUMBER[15:8] XX0x000E CHIP_NUMBER[7:0] XX 0x000F PROCESS_VERSION XX XX 0x0011 ROM_ID XX 0x0018 FRM_CNT[7:0] PX_ORDER XX 0x0019 0x001A DT_PEDESTAL[9:8] XX 0x001B DT_PEDESTAL[7:0] XX 0x0040 FRM_FMT_TYPE[7:0] XX 0x0041 FRM_FMT_SUBTYPE[7:0] 12 0x0042 FRM_FMT_DESC0[15:8] XX 0x0043 FRM_FMT_DESC0[7:0] XXFRM_FMT_DESC1[15:8] 0x0044 XX 0x0045 FRM_FMT_DESC1[7:0] XX 0x0046 FRM_FMT_DESC2[15:8] XX0x0047 FRM_FMT_DESC2[7:0] XX0x0100 MODE_SEL XX0x0103 SW_RESET XX0x0104 corrupte frame status XX 0x0105 mask_corrupted_frames XX0x0106 fast standby enable XX 0x0110 CSI_CH_ID XX 0x0111 CSI_SIG_MODE 00 0x0114 CSI_LANE_MODE XX0x0140 Temperature_EN, Temperature_VAL XX

Frame Bank B mode

Addr (Hex)	Register Name	in Byte (Hex)
	Line1	
0x0000	MODEL_ID[15:8]	X2
0x0001	MODEL_ID[7:0]	19
0x0002	FABRICATION_TOP	XX
0x0004	LOT_ID_TOP[23:16]	XX
0x0005	LOT_ID_TOP[15:8]	XX
0x0006	LOT_ID_TOP[7:0]	XX
0x0007	WAFER_NUM_TOP	XX
0x000D	CHIP_NUMBER[15:8]	XX
0x000E	CHIP_NUMBER[7:0]	XX
0x000F	PROCESS_VERSION	XX
0x0011	ROM_ID	XX
0x0018	FRM_CNT[7:0]	XX
0x0019	PX_ORDER	XX
0x001A	DT_PEDESTAL[9:8]	XX
0x001B	DT_PEDESTAL[7:0]	XX
0x0040	FRM_FMT_TYPE[7:0]	XX
0x0041	FRM_FMT_SUBTYPE[7:0]	12
0x0042	FRM_FMT_DESC0[15:8]	XX
0x0043	FRM_FMT_DESC0[7:0]	XX
0x0044	FRM_FMT_DESC1[15:8]	XX
0x0045	FRM_FMT_DESC1[7:0]	XX
0x0046	FRM_FMT_DESC2[15:8]	XX
0x0047	FRM_FMT_DESC2[7:0]	XX
0x0100	MODE_SEL	XX
0x0103	SW_RESET	XX
0x0104	corrupte frame status	XX
0x0105	mask_corrupted_frames	XX
0x0106	fast standby enable	XX
0x0110	CSI_CH_ID	XX
0x0111	CSI_SIG_MODE	00
0x0114	CSI_LANE_MODE	XX
0x0140	Temperature_EN, Temperature_VAL	XX

Addr (Hex)	Register Name	in Byte (Hex)
0x0142	READOUT_V_CNT [15:8]	XX
0x0143	READOUT_V_CNT[7:0]	XX
0x0150	[0]: FRAME_BANK_ENABLE	XX
0x0151	FRAME_BANK _FRM_CNT	XX
0x0152	FRAME_BANK _FAST_TRACKING	XX
	Line2	
0x0154	FRAME_DURATION_A	XX
0x0155	COMP_ENABLE_A	XX
0x0157	ANA_GAIN_GLOBAL_A	XX
0x0158	DIG_GAIN_GLOBAL_A [11:8]	XX
0x0159	DIG_GAIN_GLOBAL_A [7:0]	XX
0x015A	COARSE_INTEGRATION_ TIME_A[15:8]	XX
0x015B	COARSE_INTEGRATION_ TIME_A[7:0]	XX
0x015D	SENSOR_MODE_A	XX
0x0160	FRM_LENGTH_A[15:8]	XX
0x0161	FRM_LENGTH_A[7:0]	XX
0x0162	LINE_LENGTH_A[15:8]	XX
0x0163	LINE_LENGTH_A[7:0]	XX
0x0164	X_ADD_STA_A[11:8]	XX
0x0165	X_ADD_STA_A[7:0]	XX
0x0166	X_ADD_END_A[11:8]	XX
0x0167	X_ADD_END_A[7:0]	XX
0x0168	Y_ADD_STA_A[11:8]	XX
0x0169	Y_ADD_STA_A[7:0]	XX
0x016A	Y_ADD_END_A[11:8]	XX
0x016B	Y_ADD_END_A[7:0]	XX
0x016C	x_output_size[11:8]	XX
0x016D	x_output_size[7:0]	XX
0x016E	y_output_size[11:8]	XX
0x016F	y_output_size[7:0]	XX
0x0170	X_ODD_INC_A	XX
0x0171	Y_ODD_INC_A	XX
0x0172	IMG_ORIENTATION_A	XX
0x0174	BINNING_MODE_H_A	XX
0x0175	BINNING_MODE_V_A	XX

Addr (Hex)	Register Name	in Byte (Hex)
0x0142	READOUT_V_CNT [15:8]	XX
0x0143	READOUT_V_CNT[7:0]	XX
0x0150	[0]: FRAME_BANK_ENABLE	XX
0x0151	FRAME_BANK _FRM_CNT	XX
0x0152	FRAME_BANK _FAST_TRACKING	XX
	Line2	ı
0x0254	FRAME_DURATION_B	XX
0x0255	COMP_ENABLE_B	XX
0x0257	ANA_GAIN_GLOBAL_B	XX
0x0258	DIG_GAIN_GLOBAL_B[11:8]	XX
0x0259	DIG_GAIN_GLOBAL_B[7:0]	XX
0x025A	COARSE_INTEGRATION_ TIME_B[15:8]	XX
0x025B	COARSE_INTEGRATION_ TIME_B[7:0]	xx
0x025D	SENSOR_MODE_B	XX
0x0260	FRM_LENGTH_B[15:8]	XX
0x0261	0x0261 FRM_LENGTH_B[7:0]	
0x0262 LINE_LENGTH_B[15:8]		XX
0x0263	LINE_LENGTH_B[7:0]	XX
0x0264	0x0264 X_ADD_STA_B[11:8] XX	
0x0265 X_ADD_STA_B[7:0] XX		XX
0x0266	266 X_ADD_END_B[11:8] XX	
0x0267	X_ADD_END_B[7:0]	XX
0x0268	Y_ADD_STA_B[11:8]	XX
0x0269	Y_ADD_STA_B[7:0]	XX
0x026A	Y_ADD_END_B[11:8]	XX
0x026B	Y_ADD_END_B[7:0]	XX
0x026C	x_output_size[11:8]	XX
0x026D	x_output_size[7:0]	XX
0x026E	y_output_size[11:8] XX	
0x026F	y_output_size[7:0]	XX
0x0270	70 X_ODD_INC_B XX	
0x0271	Y_ODD_INC_B	XX
0x0272	IMG_ORIENTATION_B	XX
0x0274	BINNING_MODE_H_B XX	
0x0275	BINNING_MODE_V_B XX	

Addr (Hex)	Register Name	in Byte (Hex)
0x0176	BINNING_CAL_MODE_H_A	XX
0x0177	BINNING_ CAL_MODE_V_A	XX
0x0188	RESERVE	XX
0x0189	ANA_GAIN_GLOBAL_SHORT_A	XX
0x018A	COARSE_INTEG_TIME_SHORT_A [15:8]	XX
0x018B	COARSE_INTEG_TIME_SHORT_A [7:0]	XX
0x018C	CSI_DATA_FORMAT_A [15:8]	XX
0x018D	CSI_DATA_FORMAT_A [7:0]	XX
0x0190	LSC_ENABLE_A	XX
0x0191	LSC_COLOR_MODE_A	XX
0x0192	LSC_SELECT_TABLE_A	XX
0x0193	LSC_TUNING_ENABLE_A	XX
0x0194	LSC_WHITE_BALANCE_RG_A[15:8]	XX
0x0195	LSC_WHITE_BALANCE_RG_A[7:0]	XX
0x0196	LSC_WHITE_BALANCE_BG_A[15:8]	XX
0x0197	LSC_WHITE_BALANCE_BG_A[7:0]	XX
0x0198	LSC_TUNING_COEF_R_A	XX
0x0199	LSC_TUNING_COEF_GR_A	XX
0x019A	LSC_TUNING_COEF_GB_A	XX
0x019B	LSC_TUNING_COEF_B_A	XX
0x019C	LSC_TUNING_R_A[12:8]	XX
0x019D	LSC_TUNING_R_A[7:0]	XX
0x019E	LSC_TUNING_GR_A[12:8]	XX
0x019F	LSC_TUNING_GR_A[7:0]	XX
0x01A0	LSC_TUNING_GB_A[12:8]	XX
0x01A1	LSC_TUNING_GB_A[7:0]	XX
0x01A2	LSC_TUNING_B_A[12:8]	XX
0x01A3	LSC_TUNING_B_A[7:0]	XX
0x01A4	LSC_KNOT_POINT_FORMAT_A	XX
0x0301	VTPXCK_DIV	XX
0x0303	VTSYCK_DIV	XX
0x0304	PREPLLCK_VT_DIV	XX
0x0305	PREPLLCK_OP_DIV	XX
0x0306	PLL_VT_MPY[10:8]	XX
0x0307	PLL_VT_MPY[7:0]	XX

0x0277 BINNING_ CAL_MODE_V_B X 0x0288 RESERVE X 0x0289 ANA_GAIN_GLOBAL_SHORT_B X	XX XX XX XX XX XX XX
0x0288 RESERVE X 0x0289 ANA_GAIN_GLOBAL_SHORT_B X	XX XX XX XX
0x0289 ANA_GAIN_GLOBAL_SHORT_B X	XX XX XX
	XX XX
0x028A COARSE_INTEG_TIME_SHORT_B [15:8] X	XX XX
	ίΧ
0x028B COARSE_INTEG_TIME_SHORT_B [7:0] X	
0x028C CSI_DATA_FORMAT_B [15:8] X	X
0x028D CSI_DATA_FORMAT_B [7:0] X	
0x0290 LSC_ENABLE_B X	X
0x0291 LSC_COLOR_MODE_B X	X
0x0292 LSC_SELECT_TABLE_B X	X
0x0293 LSC_TUNING_ENABLE_B X	X
0x0294 LSC_WHITE_BALANCE_RG_B[15:8] X	X
0x0295 LSC_WHITE_BALANCE_RG_B[7:0] X	ίΧ
0x0296 LSC_WHITE_BALANCE_BG_B[15:8] X	ίΧ
0x0297 LSC_WHITE_BALANCE_BG_B[7:0] X	X
0x0298 LSC_TUNING_COEF_R_B X	X
0x0299 LSC_TUNING_COEF_GR_B X	X
0x029A LSC_TUNING_COEF_GB_B X	X
0x029B LSC_TUNING_COEF_B_B X	X
0x029C LSC_TUNING_R_B[12:8] X	X
0x029D LSC_TUNING_R_B[7:0] X	ίΧ
0x029E LSC_TUNING_GR_B[12:8] X	X
0x029F LSC_TUNING_GR_B[7:0] X	X
0x02A0 LSC_TUNING_GB_B[12:8] X	X
0x01A1 LSC_TUNING_GB_B[7:0] X	X
0x01A2 LSC_TUNING_B_B[12:8] X	X
0x01A3 LSC_TUNING_B_B[7:0] X	ίΧ
0x01A4 LSC_KNOT_POINT_FORMAT_B X	X
0x0301 VTPXCK_DIV X	X
0x0303 VTSYCK_DIV X	X
0x0304 PREPLLCK_VT_DIV X	Χ
0x0305 PREPLLCK_OP_DIV X	ίX
0x0306 PLL_VT_MPY[10:8] X	ίX
0x0307 PLL_VT_MPY[7:0] X	ίX

Addr (Hex)	Register Name	in Byte (Hex)		Addr (Hex)	
0x0309	OPPXCK_DIV	XX		0x0309	OPPXCK_
0x030B	OPSYCK_DIV	XX		0x030B	OPSYCK_
0x030C	PLL_OP_MPY[10:8]	XX		0x030C	PLL_OP_N
0x030D	PLL_OP_MPY[7:0]	XX		0x030D	PLL_OP_N
0x030E	RESERVE	XX		0x030E	RESERVE
0x0318	RESERVE	XX		0x0318	RESERVE
0x0319	RESERVE	XX		0x0319	RESERVE
0x031A	RESERVE	XX		0x031A	RESERVE
0x031B	RESERVE	XX		0x031B	RESERVE
0x031C	RESERVE	XX		0x031C	RESERVE
0x031D	RESERVE	XX		0x031D	RESERVE
0x031E	RESERVE	XX		0x031E	RESERVE
0x031F	RESERVE	XX	_	0x031F	RESERVE
0x0321	FLASH_STATUS	XX		0x0321	FLASH_S1
	CONFI	DV.		3 , ,	
	THE STATE OF THE S				

Addr (Hex)	Register Name	in Byte (Hex)
0x0309	OPPXCK_DIV	XX
0x030E	OPSYCK_DIV	XX
0x0300	PLL_OP_MPY[10:8]	XX
0x030E	PLL_OP_MPY[7:0]	XX
0x030E	RESERVE	XX
0x0318	RESERVE	XX
0x0319	RESERVE	XX
0x031A	RESERVE	XX
0x031B	RESERVE	XX
0x031C	RESERVE	XX
0x031D	RESERVE	XX
0x031E	RESERVE	XX
0x031F	RESERVE	XX
0x0321	FLASH_STATUS	XX

5. Setting Required for Imaging

5-1 Pixel Array Physical Image

Pixel array physical image is shown below. It is the pixel array when upper right corner of the physical image is Pin 1. The IMX219PQH5-C has vertical OB area, which cannot read out. Readout position is explained by Readout Position session




Fig. 27 Pixel Array Physical Image

5-2 Pixel Binning Mode

Binning read-out can be used to obtain an image of lower resolution for full field of view. It has advantage on frame rate than using digital scaling, and on signal-to-noise ratio than using sub-sampling. See Binning Capability Registers, for detail of available configurations.

The following diagram describes on 2x2 averaged binning operations. Pixels of two adjacent rows and columns are averaged, and read out as one output pixel.




Fig. 28 Image of 2x2 averaged Binning Mode

For explanation, represent individual pixels with it's addresses in the format "color (x, y)" - for example, The Red pixel in the lower left corner is expressed as R (0, 0).

By performing 2x2 binning, R (0, 0) after binning is obtained by the following equation.

R (0, 0) after binning = (
$$\{R(0, 0) + R(0, 2)\}/2 + \{R(2, 0) + R(2, 2)\}/2$$
) / 2

And, the total number of output pixels is reduced to 1/4 of the original pixel array.


Settings mode example

Table 16 Mode example

Mode	Full	x2binning	x4binning
Frame rate	30 frame/s	120 frame/s	120 frame/s
H binning	_	Analog	Digital
Н	x1	x2	X4
V	x1	x2	x4

5-3 image size

The relation of image output size and the register is shown below.



5-4 Readout Position

The IMX219PQH5-C default status is readout from the lower left corner when Pin 1 is located in the upper right corner. The image is inverted vertically and horizontally by the lens, so proper image output results when Pin 1 is located in the upper right corner.




Fig. 30 Readout Position

Readout direction can be set by the registers.

Table 17 Image Orientation Register

	image_orientation [0]	Mode
	0	no mirror (Readout from the left with Pin 1 in the upper right corner)
CCI register	1	Horizontal Mirror (Readout from the right with Pin 1 in the upper right corner)
	image_orientation [1]	Mode
	0	no flip (Readout from the bottom with Pin 1 in the upper right corner)
	1	Vertical Flip (Readout from the top with Pin 1 in the upper right corner)




Fig. 31 Output Image Diagrams for Vertical Flip and Horizontal Mirror

5-5 Frame Rate Calculation Formula

Frame rate in all-pixel scan mode is calculated by the followings.

$$Frame_Rate[frame/s] = \frac{1}{\text{Time_per_Line[sec]} \times (Frame_Length)}$$

$$Time_Per_Line_[sec] = \frac{\text{Line_Length_pck[pix]}}{2 \times Pix_Clock_Freq[MHz]}$$

5-6 Black Level Control

The IMX219PQH5-C has a stable black level clamp function. The average value of the black level is adjusted to 64d. When selecting output format RAW8, Black level in the table below is dvided by 4.

Table 18 Gain Setting Variables

	Black Level (dec)
S	64 (Fixed) RAW10, COMP8
	16 (Fixed) RAW8

5-7 Storage Time (Electronic Shutter) Settings

5-7-1 Storage Time (Electronic Shutter) Setting Registers

The storage time setting registers are shown below. The value of the register, coarse_integration_time, indicates the number of lines for the storage time.

The maximum storage time value in normal frame rate mode is obtained by subtracting "4" from the number of lines per frame (set by frame_length_lines) including the blanking period.

Table 19 Storage Time Setting Register

	Register name	Address	Setting value (dec)	Remarks		
CCI registers	coarse_integration_time	0x015A 0x015B 0x025A 0x025B	1 to frame_length_lines-4	0x015A = coarse_integration_time_A[15:8] 0x015B = coarse_integration_time_A[7:0] 0x025A = coarse_integration_time_B[15:8] 0x025B = coarse_integration_time_B[7:0]		

The value of the register, fine_integration_time, indicates the number of pixels for the storage time. The register, fine_integration_time, is a fixed value, read only register.

Table 20 Storage Time Offset Register

ers	Register name	Address	Setting value (dec)	Remarks		
CC	fine_integration_time	0x0388 0x0389	500	RO register		

5-7-2 Storage Time Calculation Method

The storage time (T_{SH}) can be obtained from the following equation.

```
T_{SH} = (Coarse\_Integration\_Time \times Time\_Per\_Line) + (\alpha \times pix\_clk\_period)
pix_clk_period = 1/Pix_Clock_Freq [MHz]
```

Where α = offset time = readdable from fine_integration_time register and obtained from the following equation. α = fine_integration_time / 2

Table 21 Storage Time Setting (in case of Line_Length_pck = 3448)

	Number of total lines	frame_length	coarse_integration_time [15:0]	Storage time (T _{SH})
	Dec	Dec	Dec	All-pixel scan[s]
Normal frame rate mode (4:3 Full-Pel Raw10)	2728	2728 (determined by frame_length_lines [15:0])	1 N :	$(1 \times 3448/2 + \alpha) \times \text{pix_clk_period}$ $(N \times 3448/2 + \alpha) \times \text{pix_clk_period}$ \vdots $(2724 \times 3448/2 + \alpha) \times \text{pix_clk_period}$
	2729	2729	2725	(2725 x 3448/2 + α) x pix_clk_period
	2730	2730	2726	(2726 x 3448/2 + α) x pix_clk_period
Low frame rate	:			:
mode	2M+3	2M+3	2M-1	((2M-1) x 3448/2 + α) x pix_clk_period
Long-time exposure	2M+4	2M+4	2M	(2M x 3448/2 + α) x pix_clk_period
	:		:	:
	65534	65534	65530	(65530 x 3448/2 + α) x pix_clk_period
\rul	7 0,			

5-8 Gain Settings

Analogue gain and digital gain can be set independently.

5-8-1 Analogue Gain Settings

Only global analogue gain is supported. The analogue gain is set by the following equation.

$$Gain_analogue = \frac{(m0 \times X + c0)}{(m1 \times X + c1)}$$

The variables are shown in the table below.

Table 22 Gain Setting Variables

		Register name	Address	Remarks	
	m0	analogue_gain_m0	0x008C/0x008D	Fixed to 0	
sters	m1	analogue_gain_m1	0x0090/0x0091	Fixed to -1	
registers	c0	analogue_gain_c0	0x008E/0x008F	Fixed to 256	
S	c1	analogue_gain_c1	0x0092/0x0093	Fixed to 256	
	Х	ANA_GAIN_GLOBAL_A	0x157,	0 to 232	
	X ANA_GAIN_GLOBAL_BI		0x257	0 to 232	

Therefore, the analogue gain is as follows.

Gain_analogue=
$$\frac{(256)}{(256 - X)}$$

The relationship between the setting value X (analogue_gain_code_global) and the gain is shown on the following page.

Table 23 Analogue Gain Setting

_				_								7		
ANA_GAIN_GLOBAL				ANA_GAIN_GLOBAL				ANA_GAIN_GLOBAL				ANA_GAIN_GLOBAL		
$\overline{\circ}$				0				0				0		
ਯੁ				ਾ ਹੁ				ਯੁ				ਯ_		
N N	Gain(times)			ΝI	Gain(times)	$\widehat{}$		N N	Gain(times)			N.	Gain(times)	$\overline{}$
<i>'</i> ∂	Ę.	Gain(dB)		/5 ₋	tir	Gain(dB)		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Ē	Gain(dB)		ر اح	Ē	Gain(dB)
₹	. <u>≡</u>	je E		Α̈́	jin(j <u>e</u>		₹	. <u>≡</u>	ain(₹	jë.	i <u>e</u>
0	1.00	0.00		64	1.33	2.50		128	2.00	6.02		192	4.00	12.04
1	1.00	0.03		65	1.34	2.54		129	2.02	6.09		193	4.06	12.18
2	1.01	0.07		66	1.34	2.59		130	2.03	6.16		194	4.13	12.32
3	1.01	0.10		67	1.35	2.64		131	2.05	6.23		195	4.20	12.46
4	1.02	0.14		68	1.36	2.68		132	2.06	6.30		196	4.27	12.60
5	1.02	0.17		69	1.37	2.73		133	2.08	6.37		197	4.34	12.75
6	1.02	0.21		70	1.38	2.77		134	2.10	6.44		198	4.41	12.90
7	1.03	0.24		71	1.38	2.82		135	2.11	6.51		199	4.49	13.05
8	1.03	0.28	Н	72	1.39	2.87		136	2.13	6.58		200	4.57	13.20
9	1.04	0.31	Н	73	1.40	2.92		137	2.15	6.65		201	4.65	13.36
10	1.04	0.35	-	74	1.41	2.96		138	2.17	6.73		202	4.74	13.52
11 12	1.04	0.38	-	75	1.41	3.01		139	2.19	6.80		203	4.83	13.68
	1.05	0.42	-	76 77	1.42	3.06		140	2.20	6.88		204	4.92	13.84
13 14	1.05	0.45	Н		1.43	3.11		141	2.22	6.95		205 206	5.02	14.01
15	1.05 1.06	0.49 0.52	Н	78 79	1.44 1.45	3.16 3.21		142 143	2.24	7.03 7.10		206	5.12 5.22	14.19 14.36
16	1.06	0.56	Н	80	1.45	3.21		144	2.29	7.10		207	5.33	14.54
17	1.07	0.60	Н	81	1.45	3.25		145	2.29	7.18		208	5.45	14.54
18	1.07	0.63	Н	82	1.47	3.35		146	2.32	7.34		210	5.56	14.72
19	1.08	0.67		83	1.48	3.40		147	2.35	7.42	4	211	5.69	15.10
20	1.08	0.07		84	1.49	3.45		148	2.37	7.50		212	5.82	15.30
21	1.09	0.74		85	1.50	3.50		149	2.39	7.58		213	5.95	15.50
22	1.09	0.78		86	1.50	3.56		150	2.41	7.66	7	214	6.09	15.70
23	1.10	0.82		87	1.51	3.61		151	2.44	7.74		215	6.24	15.91
24	1.10	0.86		88	1.52	3.66		152	2.46	7.82		216	6.40	16.12
25	1.11	0.89		89	1.53	3.71		153	2.48	7.91		217	6.56	16.34
26	1.11	0.93		90	1.54	3.76		154	2.51	7.99	*	218	6.73	16.57
27	1.12	0.97		91	1.55	3.82		155	2.53	8.08		219	6.92	16.80
28	1.12	1.01		92	1.56	3.87		156	2.56	8.16		220	7.11	17.04
29	1.13	1.04		93	1.57	3.92		157	2.58	8.25		221	7.31	17.28
30	1.13	1.08		94	1.58	3.97		158	2.61	8.34		222	7.53	17.54
31	1.14	1.12		95	1.59	4.03		159	2.64	8.43		223	7.75	17.79
32	1.14	1.16		96	1.60	4.08		160	2.66	8.52		224	8.00	18.06
33	1.14	1.20		97	1.61	4.14		161	2.69	8.61		225	8.26	18.34
34	1.15	1.24		98	1.62	4.19	4	162	2.72	8.70		226	8.53	18.62
35	1.16	1.28		99	1.63	4.25		163	2.75	8.80		227	8.82	18.92
36	1.16	1.32		100	1.64	4.30	Ŀ	164	2.78	8.89		228	9.14	19.22
37	1.17	1.36		101	1.65	4.36		165	2.81	8.98		229	9.48	19.54
38	1.17	1.40		102	1.66	4.41	4	166	2.84	9.08		230	9.84	19.87
39	1.18	1.44		103	1.67	4.47		167	2.88	9.18		231	10.24	20.21
40	1.18	1.48		104	1.68	4.53		168	2.91	9.28		232	10.66	20.56
41	1.19	1.52	Н	105	1.70	4.59		169	2.94	9.37				
42	1.20	1.56	H	106	1.70	4.64		170	2.98	9.47				
43	1.20	1.60	L	107	1.71	4.70		171	3.01	9.58				
44	1.21	1.64	-	108	1.73	4.76		172	3.05	9.68				
45	1.21	1.68	1	109	1.74	4.82		173	3.08	9.78	-			
46 47	1.22	1.72	H	110	1.75 1.76	4.88 4.94		174 175	3.12 3.16	9.89 10.00	-			
48	1.23	1.80		112	1.78	5.00		176	3.10	10.10				
49	1.23	1.85	Н	113	1.79	5.06		177	3.24	10.10				
50	1.24	1.89	Н	114	1.80	5.12		178	3.28	10.21				
51	1.25	1.93	Н	115	1.81	5.12		179	3.32	10.32				
52	1.25	1.97		116	1.83	5.24		180	3.37	10.55				
53	1.26	2.01	П	117	1.84	5.30		181	3.41	10.66				
54	1.27	2.06		118	1.85	5.37		182	3.46	10.78				
55	1.27	2.10		119	1.87	5.43		183	3.50	10.90				
56	1.28	2.14		120	1.88	5.49		184	3.55	11.02				
57	1.29	2.19	П	121	1.89	5.56		185	3.61	11.14				
58	1.29	2.23		122	1.91	5.62		186	3.66	11.26				
59	1.30	2.28		123	1.92	5.69		187	3.71	11.39				
60	1.30	2.32		124	1.94	5.75		188	3.76	11.51				
61	1.31	2.36	П	125	1.95	5.82		189	3.82	11.64				
62	1.32	2.41		126	1.97	5.89		190	3.88	11.77				
63	1.32	2.45		127	1.98	5.95		191	3.94	11.91				
			_				_				_			

5-8-2 Digital gain settings

The IMX219PQH5-C can set the digital gain for global. The registers required to set the digital gain are as follows.

Table 24 Digital Gain Settings

CCI register name	Upper byte address (Setting range:1 to15)	Lower byte address (Setting range:0 to 255)
DIG_GAIN_GLOBAL_A	0x158,	0x159
DIG_GAIN_GLOBAL_B	0x258	0x259

Each register is comprised of 2 bytes, with the upper byte [15:8] setting the integer portion and the lower byte [7:0] setting the fractional portion of the gain. The gain for global is obtained by the following equation.

Gain_digital = Upperbyte +
$$\frac{Lowerbyte}{256}$$

The upper byte can be set to a value between 1 and 15, and the lower byte to a value between 0 and 255. Therefore, the digital gain setting range for global is as follows.

1 +
$$\frac{0}{256}$$
 [times](0 dB) \leq Gain_digital \leq 15 + $\frac{255}{256}$ [times](24 dB)

When gain is considered in log linear scale, the adjustment steps are large at low gain and extremely small at high gain. The register values are shown on the following page in case of the gain in log linear manner in 0.1 dB steps.

Table 25 Example of Digital Gain Setting

Upper byte	Lowe byte	Gain(times)	Gain(dB)		per yte	Low		Gain(times)	Gain(dB)			per /te	Lower byte	Gain(times)	Gain(dB)		per yte	Lower byte	Gain(times)	Gain(dB)
dec hex	dec he			dec	hex	-	hex		Ga	ı	dec	hex	dec hex	Ga	Са	dec	hex	dec hex		
1 1		1.00	0.00	1	1	255	FF	2.00	6.00	ļ	3	3	251 FB	3.98	12.00	7	7	241 F1	7.94	18.00
1 1		3 1.01 6 1.02	0.10	2	2	5 11	5 B	2.02	6.11	ı	4	4	7 7 19 13	4.03	12.10 12.20	8	8	9 9 33 21	8.04 8.13	18.10 18.20
1 1		1.04	0.30	2	2	17	11	2.07	6.30	ı	4	4	31 1F	4.12	12.30	8	8	57 39	8.22	18.30
1 1	12 (0.40	2	2	23	17	2.09	6.40	ı	4	4	43 2B	4.17	12.40	8	8	81 51	8.32	18.40
1 1	15 F	_	0.49	2	2	29	1D	2.11	6.50		4	4	56 38	4.22	12.50	8	8	106 6A	8.41	18.50
1 1	18 1 21 1	2 1.07 5 1.08	0.59	2	2	35 42	23 2A	2.14	6.59 6.71	ł	4	4	68 44 81 51	4.27	12.60 12.70	8	8	131 83 156 9C	8.51 8.61	18.60 18.70
1 1	-	9 1.10	0.81	2	2	48	30	2.19	6.80	ľ	4	4	93 5D	4.36	12.80	8	8	182 B6	8.71	18.80
1 1	28 1		0.90	2	2	55	37	2.21	6.91		4	4	106 6A	4.41	12.90	8	8	207 CF	8.81	18.90
1 1	31 1	_	0.99	2	2	61	3D	2.24	7.00 7.10	ŀ	4	4	120 78	4.47	13.00	8	8	234 EA	8.91	19.00
1 1	35 2 38 2		1.11 1.20	2	2	68 74	44 4A	2.27	7.10	ı	4	4	133 85 146 92	4.52 4.57	13.10 13.20	9	9	4 4 31 1F	9.02	19.10 19.20
1 1	41 2		1.29	2	2	81	51	2.32	7.30	ľ	4	4	160 A0	4.63	13.30	9	9	58 3A	9.23	19.30
1 1	45 2	_	1.41	2	2	88	58	2.34	7.40	ı	4	4	173 AD	4.68	13.40	9	9	85 55	9.33	19.40
1 1	48 3		1.49	2	2	95	5F	2.37	7.50	ļ	4	4	187 BB	4.73	13.50	9	9	113 71	9.44	19.50
1 1	52 3 55 3	_	1.61 1.69	2	2	102 109	66 6D	2.40	7.60 7.70	ŀ	4	4	201 C9 215 D7	4.79 4.84	13.60 13.70	9	9	141 8D 169 A9	9.55 9.66	19.60 19.70
1 1	59 3	_	1.80	2	2	116	74	2.45	7.79	ł	4	4	230 E6	4.90	13.80	9	9	198 C6	9.77	19.80
1 1	63 3		1.91	2	2	124	7C	2.48	7.90	ı	4	4	244 F4	4.95	13.90	9	9	227 E3	9.89	19.90
1 1	66 4		1.99	2	2	131	83	2.51	8.00		5	5	3 3	5.01	14.00	10	Α	0 0	10.00	20.00
1 1	70 4 74 4		2.10	2	2	138 146	8A 92	2.54	8.09	ŀ	5	5	18 12 33 21	5.07 5.13	14.10 14.20	10 10	A	30 1E 60 3C	10.12 10.23	20.10
1 1	78 4		2.31	2	2	154	9A	2.60	8.30	ł	5	5	48 30	5.19	14.30	10	A	90 5A	10.25	20.30
1 1	81 5	1 1.32	2.39	2	2	161	Α1	2.63	8.40		5	5	64 40	5.25	14.40	10	Α	121 79	10.47	20.40
1 1	85 5	_	2.49	2	2	169	A9	2.66	8.50		5	5	79 4F	5.31	14.50	10	Α	152 98	10.59	20.50
1 1	89 5 93 5	_	2.59	2	2	177 185	B1 B9	2.69	8.60 8.70		5	5	95 5F 111 6F	5.37 5.43	14.60 14.70	10	A	183 B7 215 D7	10.71 10.84	20.60
1 1	97 6		2.79	2	2	193	C1	2.75	8.80	V	5	5	127 7F	5.50	14.70	10	A	247 F7	10.96	20.70
1 1	101 6		2.89	2	2	201	C9	2.79	8.90	Ì	5	5	143 8F	5.56	14.90	11	В	23 17	11.09	20.90
1 1	106 6	_	3.01	2	2	210	D2	2.82	9.01	4	5	5	160 A0	5.63	15.00	11	В	56 38	11.22	21.00
1 1	110 6 114 7	_	3.10	2	2	218 226	DA E2	2.85 2.88	9.10		5	5	176 B0 193 C1	5.69 5.75	15.10	11	B	90 5A 123 7B	11.35 11.48	21.10
1 1	114 7 118 7	_	3.20	2	2		EB	2.88	9.20		5	5	193 C1 210 D2	5.75	15.20 15.30	11	В	157 9D	11.48	21.20
1 1	123 7		3.41	2	2	244	F 4	2.95	9.41	1	5	5	227 E3	5.89	15.40	11	В	192 C0	11.75	21.40
1 1	127 7		3.50	2	2	25 <mark>2</mark>	FC	2.98	9.50	Į	5	5	245 F5	5.96	15.50	11	В	227 E3	11.89	21.50
1 1	131 8		3.59	3	3	5	5 E	3.02	9.60	ŀ	6	6	7 7	6.03	15.60	12	С	6 6	12.02	21.60
1 1	136 8 140 8	_	3.70 3.79	3	3	14 23	17	3.05	9.70 9.80	ł	6	6	24 18 42 2A	6.09	15.70 15.80	12 12	C	41 29 77 4D	12.16 12.30	21.70 21.80
1 1	145 9		3.90	3	3	32	20	3.13	9.90	ľ	6	6	61 3D	6.24	15.90	12	С	114 72	12.45	21.90
1 1	150 9		4.01	3	3	42	2A	3.16	10.00		6	6	79 4F	6.31	16.00	12	С	151 97	12.59	22.00
1 1	154 9		4.09	3	3	51	33	3.20	10.10	ŀ	6	6	98 62	6.38	16.10	12	С	188 BC	12.73	22.10
1 1	159 9 164 A			3	3	-	3C 46		10.20 10.30	ł	6	6	117 75 136 88		16.20 16.30	12 13		226 E2 8 8	13.03	
1 1	169 A		_	3	3	80	50		10.40	ľ	6	6	155 9B		16.40	13	_	47 2F		22.40
1 1	174 A			3	3	90	5A	3.35	10.50	ı	6	6	175 AF		16.50	13	D		13.34	
1 1		3 1.70		3	3	_	63		10.60	ļ	6	6	195 C3		16.60	13			13.49	
1 1	184 B			3	3	_	6D 78		10.70 10.80	ŀ	6		215 D7 235 EB		16.70 16.80	13 13			13.64 13.80	
1 1	194 C			3	3	-	82		10.90	ł	7	7	0 0		16.90	13	_		13.96	
1 1	199 C	7 1.78		3	3	-	8C		11.00	l	7	7	20 14		17.00	14	Е	32 20	14.13	23.00
1 1	205 C			3	3	_	97		11.10	Į	7	7	41 29		17.10	14	_		14.29	
1 1	210 D			3	3	-	A1 AC		11.20 11.30	ŀ	7	7	63 3F 84 54		17.20 17.30	14			14.45 14.62	
1 1	221 D	_		3	3		B7		11.40	ŀ	7	7	106 6A		17.40	14	_		14.79	
1 1	226 E			3	3	194	C2		11.50	ļ	7	7	128 80		17.50	14	•	246 F6	14.96	23.50
1 1	-	8 1.91	5.60	3	3	_	CD		11.60	ĺ	7	7	150 96		17.60	15	_	-	15.14	
1 1	237 E	_		3	3	_	D9		11.70	ļ	7	7	172 AC		17.70	15			15.31	
1 1	243 F 249 F	3 1.95 9 1.97	5.80 5.90	3	3	-	E4 EF		11.80 11.90	ł	7	7	195 C3 218 DA		17.80 17.90	15 15	_		15.49 15.67	
			,	Ť												15	•		15.85	

6. On Chip Image Processing

Data flow of our "On-Chip Image Processing" is written in following figure. A/D-converted digital signal is input, and processed data is asserted from CSI-2.




Fig. 32 Data Flow Diagram

6-1 Test Pattern Generator

The IMX219PQH5-C can output test signals using the internal pattern generator.

6-1-1 Test Pattern

The test pattern output function outputs fixed pattern image data from the IMX219PQH5-C. Built-in image patterns can be output by setting the necessary registers.


The registers must be set by communication to output the test pattern. There are no restrictions on the sequence for setting the registers related to test pattern output. The prescribed output is obtained by setting the necessary registers while the sensor is operating.


Table 26 Description of Test Pattern Registers


Address	Name	Description			
0x0600 0x0601	test_pattern_mode	0000h- no pattern (default) 0001h - solid colour 0002h - 100 % colour bars 0003h - fade to grey color bar 0004h - PN9 0005h - 16 split color bar 0006h - 16 split inverted color bar 0007h - column counter 0008h - inverted column counter 0009h - PN31			
0x0602	TD_R[9:8]	test_data_red			
0x0603	TD_R[7:0]	test_data_red			
0x0604	TD_GR[9:8]	test_data_greenR			
0x0605	TD_GR[7:0]	test_data_greenR			
0x0606	TD_B[9:8]	test_data_blue			
0x0607	TD_B[7:0]	test_data_blue			
0x0608	TD_GB[9:8]	test_data_greenB			
0x0609	TD_GB[7:0]	test_data_greenB			
0x060A	H_CUR_WIDTH[15:8]	horizontal_cursor_width			
0x060B	H_CUR_WIDTH[7:0]	horizontal_cursor_width			
0x060C	H_CUR_POS[15:8]	horizontal_cursor_position			
0x060D	H_CUR_POS[7:0]	horizontal_cursor_position			
0x060E	V_CUR_WIDTH[15:8]	vertical_cursor_width			
0x060F	V_CUR_WIDTH[7:0]	vertical_cursor_width			
0x0610	V_CUR_POS[15:8]	vertical_cursor_position			
0x0611	V_CUR_POS[7:0]	vertical_cursor_position			
0x0612	FRM_RST_OFF	Frame reset control w/ PN9,PN31 0: Frame reset ON (default) 1: Frame reset OFF			
0x0620	TP_WINDOW_X_OFFSET[11:8]	test_pattern_window_x_offset			
0x0621	TP_WINDOW_X_OFFSET[7:0]	test_pattern_wiridow_x_onset			
0x0622	TP_WINDOW_Y_OFFSET[11:8]	test_pattern_window_y_offset			
0x0623	TP_WINDOW_Y_OFFSET[7:0]	test_pattern_wiridow_y_onset			
0x0624	TP_WINDOW_WIDTH[11:8]	toet nattern window width			
0x0625	TP_WINDOW_WIDTH[7:0]	test_pattern_window_width			
0x0626	TP_WINDOW_HEIGHT[11:8]	test_pattern_window_height			
0x0627	TP_WINDOW_HEIGHT[7:0]	test_pattern_window_neignt			

6-1-1-1 Pattern Description

Table 27 Description of Test Patterns







6-2 Digital Gain Setting

See Digital gain settings section.

6-3 Black Level Adjust

The register required to set the Black Level Adjust is as follows.

Table 28 Black Level Adjust Setting Register

Index (HEX)	Bit	Register Name	RW	Comment	Re-Timed	Default (HEX)
D1EA	[1:0]	DT_PEDESTAL[9:8]	RW	Cat Black Lavel		0
D1EB	[7:0]	DT_PEDESTAL[7:0]	RW	Set Black Level		40

6-4 Defect Correction

The registers required to set the Defect Correction are as follows.

3 different functions are implemented; (Please refer to Defects Address registration session);

- 1.Static single defect pixel correction
- 2. Static same color adjoin pixel correction
- 3. Static 2x4 defect pixel correction

Defect addresses for mapped_couplet_correct (couplet defect: two adjacent defect pixels of the same color) are stored in NVM , and sensor processes them in itself.

6-5 Pixel Re-alignment H Direction

The registers required to set the Pixel Re-alignment H Direction are as follows.

Table 29 Pixel Re-alignment H Direction Setting Registers

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL
0x0164	[3:0]	X_ADD_STA_A[11:8]	RW	v oddy otost	Frama Dank	0	0
0x0165	[7:0]	X_ADD_STA_A[7:0]	RW	x_addr_start	Frame Bank	00	0
0x0166	[3:0]	X_ADD_END_A[11:8]	RW	v oddr ood	France Donle	С	0
0x0167	[7:0]	X_ADD_END_A[7:0]	RW	x_addr_end	Frame Bank	CF	0
0x0264	[3:0]	X_ADD_STA_B[11:8]	RW	v oddy otost	Frame Bank	0	0
0x0265	[7:0]	X_ADD_STA_B[7:0]	RW	x_addr_start	Frame Bank	00	0
0x0266	[3:0]	X_ADD_END_B[11:8]	RW	v oddr ood	Frame Bank	С	0
0x0267	[7:0]	X_ADD_END_B[7:0]	RW	x_addr_end	Frame Bank	CF	0
0x0174	[0]	BINNING_MODE_H_A	RW	defines binning mode (H-direction). 0: no-binning, 1: 2-binning 2: 4-binning 3: Analog Binning	Frame Bank	0	0
0x0274	[0]	BINNING_MODE_H_B	RW	defines binning mode (H-direction). 0: no-binning, 1: 2-binning 2: 4-binning 3: Analog Binning	Frame Bank	0	0

6-6 Pixel Re-alignment V Direction

The registers required to set the Pixel Re-alignment H Direction are as follows.

Table 30 Pixel Re-alignment V Direction Setting Registers

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL					
0x168	[3:0]	Y_ADD_STA_A[11:8]	RW	y_addr_start	Frame Bank	00	0					
0x169	[7:0]	Y_ADD_STA_A[7:0]	RW		Frame Bank	00	0					
0x16A	[3:0]	Y_ADD_END_A[11:8]	RW	y_addr_end	Frame Bank	09	0					
0x16B	[7:0]	Y_ADD_END_A[7:0]	RW		Frame Bank	9F	0					
0x268	[3:0]	Y_ADD_STA_B[11:8]	RW	y_addr_start	Frame Bank	7	0					
0x269	[7:0]	Y_ADD_STA_B[7:0]	RW		Frame Bank		0					
0x26A	[3:0]	Y_ADD_END_B[11:8]	RW	y_addr_end	Frame Bank		0					
0x26B	[7:0]	Y_ADD_END_B[7:0]	RW		Frame Bank		0					
0x175	[0]	BINNING_MODE_V_A	RW	defines binning mode (V-direction). 0:no-binning 1:2-binning 2:4-binning 3:Analog H Binning	Frame Bank		0					
0x275	[0]	BINNING_MODE_V_B	RW	defines binning mode (V-direction). 0:no-binning 1:2-binning 2:4-binning 3:Analog H Binning	Frame Bank		0					
	3:Analog H Binning											

7. NVM Memory Map

7-1 Block Diagram




Fig. 33 Block Diagram

NVM is composed of 16 pages (from 0 to 15) and 64 bytes per page. ECC is also applied for every 16 address (bytes), 4 rows in 1 page.




Fig. 34 NVM Map structure

7-2 NVM Functions

NVM block has following functions.

Table 31 Functions via NVM

No	Item	Description
1	Data Interface	User can write/read data via CCI by the unit of page
2	Writing Reg. Value	Writing assigned address and values which are transferred into the assigned registers. (Please refer to Related Registers session "Then when writing;")
3	Writing Defect address	Writing assigned address, whose values are used for defect corrections (Please refer to Defects Address registration session)
4	Reading	Reading NVM data by the unit of page, not ECC region (Please refer to Related Registers session "Then when reading;")
5	ECC Function	Can apply ECC for each 16 bytes (1-row) block. 1-bit per 16 bytes can be corrected.
6	ECC status	Can check while reading/writing that ECC is applied by page. 1. Read data is correct. No ECC is applied. 2. Read data is correct with 1-bit correction of ECC. 3. Read data is incorrect though ECC is applied (means >2 bits per a

		unit of 16-byte (row) are incorrect).
--	--	---------------------------------------

7-3 Related Registers

Table 32 Related Registers

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL	Comments
0100	[0]	Mode_sel	RW	Mode select 0: SW- Standby 1: Streaming		0		
3300	[7:0]	SYSOTP_IF_MODE1	RW	OTP mode setting [1:0]: control access cycle to fuse cell 00: INCK cycle 01: INCK/2 cycle 10: INCK/4 cycle 11: INCK/8 cycle 13: ECC disable switch 0: ECC on,1:ECC off [5]:write mode; 0: test mode 1: recommended		00	11	
4539	[7:0]	TESTMNT1	RW	Monitor Output		00		
3453	[7:0]	TEST_FSTRB	RW	Set FStrobe pin to monitor		00		
012A	[7:0]	EXCK_FREQ [15:8]		input clk frequency mhz		07		
012B	[7:0]	EXCK_FREQ [7:0]	RW	input_clk_frequency_mhz (default = 7.6[MHz])	X	99		
3302	[7:0]	SYSOTP_IF_WRCNT[15:8] RW		OTP write clock setting		00		
3303	[7:0]	SYSOTP_IF_WRCNT[7:0]	RW	OTF Write clock setting		00		
3200	[2:0]	OTPIF_CTRL	RW	OTP I/F control register [0] enable [1]R/W [2]error clear		0		
3201	[1:0]	OTPIF_STATUS	RO-D	OTP I/F status; [0] read ready [1] write ready [2] 0: normal 1: Data error exists, and cannot be corrected by ECC. Read data is incorrect.		0		
3202	[2:0]	OTPIF_PAGE_SELECT RW		otpif_page_select		0		
3204	[7:0]	OTPIF_DT_0	RW	otpif_data_0		00		
(DT_1	(DT_1 to DT_62)							
3243	[7:0]	OTPIF_DT_63	RW	otpif_data_63		00		Trigger to start write sequence

Before writing / reading following steps are required

- 0. Set Sensor being SW-Standby by 0x0100 = 0h
- 1. Set monitor output to check writing pulse by 0x4539 = FFh and 03453 = 0Ah. (option, debug purpose only)
- 2. Set OTP write clock setting. (target = $25 \mu S$) (When JNCK = 12.0 MHz, "wrcnt" shoule be set to $012Ch(\text{target} = 25\text{us} \rightarrow 300\text{d})$ at 0x3302, 0x3303)

Then when writing;

- 1. Set controller "ECC ON" or ECC OFF" by 0x3300 = "20h" (ECC ON) or "28h" (ECC OFF)
- 2. Set Write by 0x3200 = "3h."
- 3. Set page from 0 to 11 by 0x3202.
- 4. Set 0x3204 to 0x3243 OTPIF_DT_0to 63 = xxh (Data to Write)

Please overwrite all values when you program next page.

OTP controller does NOT clear previous values automatically.

- 5. Set last byte of OTP buffer 0x3243 need to write again with same value of step4
- 6. Wait write sequence finish (>12.8msec : target [25µs /bit] x 8bit x 16btye x 4row)
- 6. Repeat the above (3) (6) sequence again for twice write process.

Then when reading;

- 1. Set controller "ECC ON" or "ECC OFF" by 0x3300 = 00h (ECC ON), 08h (ECC OFF);
- 2. Set Read by 0x3200 = "1h."
- 3. Set page from 0 to 11 by 0x3202.

4. Set 0x3204 to 0x3243 OTPIF_DT_0to 63 = xxh (Data to Write)



7-4 NVM Memory Map

Table 33 NVM Memory capacity

Capacity	data Owner
768 byte	Total
672 byte	Integrator
96 byte	Sony

Table 34 NVM Memory Map Example

Page (dec)	Row (dec)	Addr (hex)	Category	Name	Value (hex)	data Owner
0	0-3	000 - 03F			1	Integrator
1	4-7	040 - 07F				Integrator
2	8-11	080 - 0BF				Integrator
3	12-15	0C0 - 0FF				Integrator
4	16-19	100 - 13F		١. ١.		Integrator
5	20-23	140 - 17F		D *0.		Integrator
6	24-27	180 - 1BF				Integrator
7	28-31	1C0 - 1FF				Integrator
8	32-35	200 - 23F		17.63		Integrator
9	36-39	240 - 27F				Integrator
10	40-41	280 - 29F				Integrator
10	42	2A0	memcfg1	Defines availability of each data [7:1] reserved [0]: defect address available Value 0x00 makes sensor skip copying data from NVM to register.	01	Integrator
10	42	2A1	Defect Correction	defect_num[7:0]		Integrator
10	42	2A2	Defect Correction	{DFCT_SRC_10[1:0]CP_DFCT_DIR_10[1:0] H_DFCT_ADDR_10[11:9]}		Integrator
10	42	2A3	Defect Correction	H_DFCT_ADDR_10[7:0]		Integrator
10	42	2A4	Defect Correction	V_DFCT_ADDR_10[11:4]		Integrator
10	42	2A5	Defect Correction	{V_DFCT_ADDR_10[3:0] DFCT_SRC_11[1:0]CP_DFCT_DIR_11[1:0]}		Integrator
10	42	2A6	Defect Correction	H_DFCT_ADDR_11[11:4]		Integrator
10	42	2A7	Defect Correction	{H_DFCT_ADDR_11[3:0], V_DFCT_ADDR_11[11:8]}		Integrator
10	42	2A8	Defect Correction	V_DFCT_ADDR_11[7:0]		Integrator
10	42	2A9	Defect Correction	{DFCT_SRC_12[1:0]CP_DFCT_DIR_12[1:0] H_DFCT_ADDR_12[11:8]}		Integrator
10	42	2AA	Defect Correction	H_DFCT_ADDR_12[7:0]		Integrator
10	42	2AB	Defect Correction	V_DFCT_ADDR_12[11:4]		Integrator
10	42	2AC	Defect Correction	{V_DFCT_ADDR_12[3:0] DFCT_SRC_13[1:0]CP_DFCT_DIR_13[1:0]}		Integrator
10	42	2AD	Defect Correction	H_DFCT_ADDR_13[11:4]		Integrator
10	42	2AE	Defect Correction	{H_DFCT_ADDR_13[3:0], V_DFCT_ADDR_13[11:8]}		Integrator
10	42	2AF	Defect Correction	H_DFCT_ADDR_13[7:0]		Integrator
10	43	2B0	please don't write	Defect number		Sony
10	43	2B1	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony

Page (dec)	Row (dec)	Addr (hex)	Category	Name	Value (hex)	data Owner
10	43	2B2	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B3	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B4	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B5	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B6	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B7	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2B8	please don't write	Defect address (single, 2 adjacent in same color, 2x4 static),10 address	7	Sony
10	43	2B9	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address	11)	Sony
10	43	2BA	please don't write	Defect address (single, 2 adjacent in same color, 2x4 static),10 address		Sony
10	43	2BB	please don't write	Defect address (single, 2 adjacent in same color, 2x4 static),10 address		Sony
10	43	2BC	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2BD	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
10	43	2BE	please don't write	Defect address (single, 2 adjacent in same color, 2x4 static),10 address		Sony
10	43	2BF	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C0	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C1	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C2	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C3	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C4	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C5	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C6	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C7	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C8	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2C9	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2CA	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2CB	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2CC	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2CD	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony

Page (dec)	Row (dec)	Addr (hex)	Category	Name	Value (hex)	data Owner
11	44	2CE	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	44	2CF	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	45	2D0	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	45	2D1	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	45	2D2	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	45	2D3	please don't write	Defect address (single, 2 adjacent in same color , 2x4 static),10 address		Sony
11	45	2D4 - 2DF	please don't write	Sony Calibration Area		Sony
11	46	2E0 - 2E5	please don't write	Sony Calibration Area	1	Sony
11	46	2E6	Fabrication, copy to 0x0002	Sony Calibration Area		Sony
11	46	2E7	Lot ID, copy to 0x0004	Sony Calibration Area		Sony
11	46	2E8	Lot ID, copy to 0x0005	Sony Calibration Area		Sony
11	46	2E9	Lot ID, copy to 0x0006	Sony Calibration Area		Sony
11	46	2EA	Wafer Number, copy to 0x0007	Sony Calibration Area		Sony
11	46	2EB	Chip Number, copy to 0x000D	Sony Calibration Area		Sony
11	46	2EC	Chip Number, copy to 0x000E	Sony Calibration Area		Sony
11	46	2ED	Process revision, 0x000F	Sony Calibration Area		Sony
11	46	2EE - 2EF	please don't write	Sony Calibration Area		Sony
11	47	2F0 - 2FF	please don't write	Sony Calibration Area		Sony

7-5 Defects Address registration

The single defect, the same color adjoining (SCA) defect and 2 x 4 defect are stored into NVM and corrected.

7-5-1 Single defect address


1. Target Address; (x, y) = (xt, yt)

*Output area is Effective Area

Output size is 3280x2464 (0,0) - (3279,2463)

x = image area address + offset; offset = 8d

y = image area address + offset; offset = 48d (not include embedded lines)



Scan Direction
Image Orientation = 0d
Starting Red Pixel Data

Fig. 35 Single defect

7-5-2 Same Color Adjoining defect address

1. Target Address; (x, y) = (xt, yt)

*Output area is Effective Area

Output size is 3280x2464 (0,0) - (3279,2463)

x = image area address + offset; offset = 8d

y = image area address + offset; offset = 48d (not include embedded lines)


2. Directions are also described in the following figure

0d = defect in right adjoining

1d = defect in right bottom adjoining

2d = defect in bottom adjoining

3d = defect in left bottom adjoining



Scan Direction
Image Orientation = 0d
Starting Red Pixel Data

Fig. 36 Same Color Adjoining defect

7-5-3 2x4 defect address

Target Address; (x, y) = (xt, yt)
 *Output area is Effective Area

Output size is 3280x2464 (0,0) - (3279,2463)

x = image area address + offset; offset = 8d

y = image area address + offset; offset = 48d (not include embedded lines)

2. Only upper left pixel address needed in this case, always RED pixels




Fig. 37 2x4 defect

7-5-4 Example Setting

Example when defect addr are 1st: (228d, 522d), func:adjoin, dir:1 2nd: (2846d, 1460d), func:2x4 3rd: (26d, 20d), single

 \rightarrow Offset values are (physical address)

1st: (236d, 570d) , func:adjoin, dir:1 SRC = 2, DIR = 1, H_ADR = ECh, V_ADR = 23Ah 2nd: (2854d, 1508d) , func:2x4 SRC = 3, DIR = 0, H_ADR = B26h, V_ADR = 5E4h 3rd: (34d, 68d), Direction single SRC = 0, DIR = 0, H_ADR = 22h, V_ADR = 44h

Table 35 Exsample setting of defect pixel

Addr (hex)	description	Value (hex)
2A0	Defines availability of each data [7:1] reserved [0]: defect address available Value 0x00 makes sensor skip copying data from NVM to register.	01
2A1	defect_num[7:0]	3
2A2	{DFCT_SRC_10[1:0]CP_DFCT_DIR_10[1:0] H_DFCT_ADDR_10[11:9]}	90
2A3	H_DFCT_ADDR_10[7:0]	EC
2A4	V_DFCT_ADDR_10[11:4]	23
2A5	{V_DFCT_ADDR_10[3:0] DFCT_SRC_11[1:0]CP_DFCT_DIR_11[1:0]}	AC
2A6	H_DFCT_ADDR_11[11:4]	B2
2A7	{H_DFCT_ADDR_11[3:0], V_DFCT_ADDR_11[11:8]	65
2A8	V_DFCT_ADDR_11[7:0]	E4
2A9	{DFCT_SRC_12[1:0]CP_DFCT_DIR_12[1:0] H_DFCT_ADDR_12[11:8]}	40
2AA	H_DFCT_ADDR_12[7:0]	22
2AB	V_DFCT_ADDR_12[11:4]	04
2AC	{V_DFCT_ADDR_12[3:0] DFCT_SRC_13[1:0]CP_DFCT_DIR_13[1:0]}	40
2AD	H_DFCT_ADDR_13[11:4]	00
2AE	{H_DFCT_ADDR_13[3:0], V_DFCT_ADDR_13[11:8]	00
2AF	H_DFCT_ADDR_13[7:0]	00

8. How to operate IMX219PQH5-C

8-1 Power on sequence

Power on sequence of IMX219PQH5-C is below figure.

Startup Sequence in 2-wire Serial Communication Mode

Perform power-on according to the following sequence.

The XCLR pin must be released (Low -> High) after all the power supplies (VANA, VDIG, VDDL) are completed.




Fig. 38 Power-on Sequence in 2-wire Serial Communication Mode

Table 36 Operation Specifications 2-wire Serial Communication Mode

Constraint	Label	Min.	Max.	Units	Comment
Sequence free of VDDs rising	t0, t1, t2		VANA, VDIG, VDDL may rise in any order.		
XCLR rising	t3	0.5	_	μs	
Internal XCLR is Low to High after VDDs & XCLR supplied	t4		200	μs	
releasing software standby after XCLR Low to High	t5	6	_	ms	charge up VRL
Initializing time of silicon	t6		32000	clocks	clock is INCK Case of INCK = 6[MHz], 5.3[msec]
D-PHY power-up	t7	1	1.1	ms	17
D-PHY init	t8	100	110	μs	
After releasing software standby to data streaming time	t9	1.2 ms + exposure time	_		O,
Quick launch up time	t10	-	OV.	frame	stable time until optimal image quality

Start streaming sequence with 2-wire serial communication

IMX219PQH5-C requires the command sequence below to output image data.




Fig. 39 Start streaming sequence with 2-wire serial communication (external reset)

Table 37 Initialization sequence with XCLR

(1) to (3)	Refer power up sequence timing diagram				
	Set PLL parameters				
(4)	Basic setting (operation-critical setting)				
(4)	Set Readout mode (start/end position, size, mode, integration time, and gain)				
	Set MIPI interface parameters				
(5)	Start streaming with 0x0100 (mode_select = 1)				
	After "Wake Up Time" + "Init Time", 1 st frame starts and images come out				

8-2 Power off sequence

Perform the power-off in the sequence shown below.




Fig. 40 Power-off Sequence in 2-wire Serial Communication

Table 38 Operation Specifications in 2-wire Serial Communication

Constraint	Label	Min.	Max.	Units	Comment
Software standby - XCLR $H \rightarrow L$	t1	0		ns	
Falling time of internal XCLR after XCLR $H \rightarrow L$	t2		10	μs	
VANA falling - VDIG falling - VDDL falling	t3,t4,t5	VANA, VDIG may fall in a		ns	

Can set fast standby mode when fast standby register (0x0106)] set to enable (0x01). Sequence for fast standby mode;

- (1) 0x0106 set to 0x01 (fast standby mode is enable)
- (2) 0x0100 set to 0x00 (SW standby)
- (3) Can change to SW standby after read out of current line.

To in power-off sequence varies depending on the CCI communication end timing as shown below.

1. When the CCI communication is performed with Software Standby between SOF and EOF, all communicated frame data is output and the status is converted to Software Standby.




Fig. 41 Software Standby Operation Pattern 1

2. When the CCI communication is performed with Software Standby during FrameBlanking, the status is converted to Software Standby immediately after communication.




Fig. 42 Software Standby Operation Pattern 2

9. Other Functions

9-1 Clock System

9-1-1 Clock Structure

The IMX219PQH5-C clock system has the following structure.




Fig. 43 Clock System Block Diagram

The IMX219PQH5-C is comprised of 2 ch Pipe-Line, and 2 PLL for both pixel read domain and Output data domain. See following section (Clock Setting Example) for detail.

Relationships between 2 domains are the followings;

- 1 If, Pix Rate of PLL1 domain < Data Rate of PLL2 domain, data is always correctly output from the sensor
- 2 If Pix Rate of PLL1 domain > Data rate of PLL2 domain, Else If de-rating (binning and sub-sampling without resize), FiFo can handle.

9-1-2 EXCK_FREQ setting depend on INCK frequency

The IMX219PQH5-C has the function that automatically set Pre-Div1 and Pre-Div2 by setting the register by setting the register of EXCK_FREQ, case of changing INCK frequency.

Table 39 EXCK_FREQ setting table

INCK (Input Pin)	EXCK_FREQ (0x012A/0x012B)	PREPLLCK_VT_DIV (0x0304)	PREPLLCK_OP_DIV (0x0305)	Remark
6 to 12[MHz]	6d to 12d (06h to 0Ch)	01h (auto set)	01h (auto set)	
12 to 24[MHz]	12d to 24d (0Ch to 18h)	02h (auto set)	02h (auto set)	
24 to 27[MHz]	18d to 27d (12h to 1Bh)	03h (auto set)	03h (auto set)	

9-2 Clock Setting Example

Interface	CSI-2	CSI-2	CSI-2	
ADC bit width	10	10	10	
Data Mode	Raw10	Raw10	Raw10	
FPS	30 frame/s	120 frame/s	21 frame/s (*2)	
Lanes	4	4	2	
Bin	E.J. D.J.	0.00.00	E. II DI	
Sub	Full-Pel	2 (V) X2 (H) binning	Full-Pel	
pll1_vt_freq	702 MHz	702 MHz	456 MHz	
EXCK_FREQ	12	12	12	
VTSYCK_DIV	1	1	1	
vt_pix_clk_div	5	5	10	
Pix Rate	280.8M pix	280.8M pix	182.4M pix	
Actual freq (VTCK)	140.4 MHz	140.4 MHz	91.2 MHz	
pll2_op_freq	726 MHz	726 MHz	912 MHz	
op_sys_clk_div	1	1		
op_pix_clk_div	10	-10	10	
de-rating	1	1	1	
Output Lanes	4	4	2	
Actual freq (OPCK)	76.2 MHz	76.2 MHz	91.2 MHz	
Actual Mipi-freq (byte)	87.8 MHz	87.8 MHz	114 MHz	
Speed/Lane (Ch)	726 Mbps	726 Mbps	912 Mbps	
Total Output Rate 2.808 Gbps		2.808 Gbps	1824 Gbps	

^{*2} Max. frame rate is 21 frame/s

9-3 Temperature Sensor

Registers to be related about temperature sensor are the followings.

Index	Byte	Register Name	RW	Comment	Re-Time	Default (HEX)	Embd DL	Comments
004.40	[7]	TEMPERATURE_EN	RW	start register to measure sensor temperature		0		
0x0140	[6:0]	TEMPERATURE_VAL	RO-D	result of measurement of sensor temperature		00		

The temperature sensor measures the junction temperature of the sensor silicon. The target range is -10 to 95 degrees in C, with \pm -5 degree in C deviation. The sensor is operated immediately after streaming mode, and the value will be stored in the register.

The following table shows the relationship between temperature and stored value.

Temperature[°C]	temperature_val[dec]	temperature_val[hex]
-10	0	0
-5	6	6
0	12	C
5	18	12
10	24	18
15	30	1E
20	36	24
25	43	2B
30	49	31
35	55	37
40	61	3D
45	67	43
50	73	49
55	79	4F
60	85	55
65	91	5B
70	97	61
75	104	68
80	110	6E
85	116	74
90	122	7A
95	128	80

10. Electrical Characteristics

10-1 Absolute Maximum Ratings

Table 40 Absolute Maximum Ratings

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage (analogue)	V _{ANA}	-0.3		3.3	V	
Supply voltage (Core)	V_{DDL}	-0.3		2.0	V	
Supply voltage (IF)	V_{DIG}	-0.3		3.3	V	
Input voltage	Vı	-0.3		3.3	V	
Output voltage	Vo	-0.3		3.3	V	
Operating temperature (function)	Topr	-20		60	°C	Junction temperature
Storage temperature	Tstg	-30		80	°C	Junction temperature
Performance guarantee temperature	Tspec	-20		60	°C	Junction temperature

10-2 Recommended Operating Conditions

Table 41 Recommended Operating Conditions

					· · · · · · · · · · · · · · · · · · ·	
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage (analogue)	V _{ANA}	2.6	2.8	3.0	(V)	
Supply voltage (Core)	V_{DDL}	1.08	1.2	1.3	V	
Supply voltage (IF)	V_{DIG}	1.62	1.8	1.98	V	
Analog ripple voltage			X	20	mVpp	10 kHz-1 MHz needs to be protected by system
Lully C	O' \(\chi_0\)					

10-3 AC Characteristics

10-3-1 Master Clock Waveform Diagram

10-3-1-1 INCK Square Waveform Input Specifications

Input specifications are shown below when square-wave inputs directly into the external pin INCK.




Fig. 44 Master Clock Square Waveform Diagram

Table 42 Master Clock Square Waveform Input Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Comment
Frequency	fSCK	6	18	27	MHz	
jitter (period, peak-to-peak)	Tjitter	7		600	ps	
Rise Time	fRISE	1		10	ns	
Fall Time	fFALL	1		10	ns	
Duty Cycle	fDUTY	40		60	%	
Input Leakage	fILEAK	-10		10	μΑ	

10-4 Electrical Characteristics

Table 43 Electrical Characteristics

$$(V_{ANA} = 3.0 \text{ V}, V_{DDL} = 1.3 \text{ V}, V_{DIG} = 1.98 \text{ V}, Tj = 60 ^{\circ}\text{C})$$

Item	Symbol	Min.	Тур.	Max.	Unit	Comment
Current consumption (Full,30 frame/s)	IVAVA_strm		33	38	mA	VTmax is max speed read out from pixel array CSI2 4 lanes, V _{ANA} current
	IVDDL_strm		100	160	mA	VTmax is max speed read out from pixel array CSI2 4 lanes, V _{DDL} current
						Defect Correction, L.S.C. function off
	ISTB_ana			50	μΑ	XCLR = Lo, V _{ANA} current
HW-Standby current	ISTB_dig			10	μΑ	XCLR = Lo, V _{DIG} current
	ISTB_lddl			50	μΑ	XCLR = Lo, V _{DDL} current

Note) Measurement conditions

11. Spectral Sensitivity Characteristic

(Neither lens characeristics nor light source characteristics is included.)




Fig. 45 Spectral sensitivity characteristics

12. Image Sensor Characteristics

12-1 Image Sensor Characteristics

Table 44 Image Sensor Characteristics

(30 frame/s, V_{ANA} = 2.8 V, V_{DIG} = 1.2 V, V_{IF} = 1.8 V, Tj = 60 °C)

Item	Symbol	Min.	Тур.	Max.	Unit	Range	Measur ement method	Remarks
Sensitivity	s	205			LSB	Center	1	1/120 s storage
Compitinity matic	RG	0.45	0.51	0.57		Cantan		
Sensitivity ratio	BG	0.40	0.46	0.52		Center	2	4
Saturation signal	Vsat	1023			LSB	Zone1	3	17
Video signal shading	SH			70	%	Zone2D	4	Design assurance
Dark signal	Vdt			0.5	LSB	Zone2D	5	When operation at 15 frame/s

LSB is the abbreviation of Least Significant Bit. 10 bits = 1023 digital is the maximum output code for the output unit. The base gain in which the saturation signal output matches with 1023 LSB is 0[dB] when the OB level is 64 LSB (standard recommended value). The data described at this image sensor characteristics are the measurement standard without base gain setting, and indicates the results evaluated with OB as a reference.

12-2 Zone Definition used for specifying image sensor characteristics




Fig. 46 Zone Definition Diagram

13. Measurement Method for Image Sensor Characteristics

13-1 Measurement conditions

The device operation conditions are at the typical values of the bias and clock voltage.

Table 45 Measurement Conditions

Supply voltage	Analog 2.8 V, digital 1.2 V, IF 1.8 V
Clock	INCK (EXTCLK) 18 MHz

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr, Gb, R and B digital signal outputs of the measurement system.

As an example of 1 LSB, the typical value is 1 LSB ≈ 0.357 mV in all-pixel output 10-bit operation mode.

13-2 Color Coding of This Image Sensor and Readout

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively. The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.

All pixel signals are output successively in a 1/15 s period.




Fig. 47 Color coding alignment

13-3 Definition of Standard Imaging Conditions

Standard imaging condition I

Use a pattern box (luminance: 706 cd/m2, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F2.8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

Standard imaging condition II

A testing lens with CM500S (t = 1.0 mm) is used as an IR cut filter for light source with 3200 K color temperature. The luminous intensity to the sensor receiving surface is adjusted to the luminous intensity level shown in each measurement item by the light source output, lens aperture or storage time control by the electronic shutter.

Standard imaging condition III

A recommended testing lens with CM500S (t = 1.0 mm) is used as an IR cut filter for light source with 3200 K color temperature. The luminous intensity to the sensor receiving surface is adjusted to the luminous intensity level shown in each measurement item by the light source output or storage time control by the electronic shutter.

13-4 Measurement method

Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the luminous intensity of 10 times that of the standard imaging condition and the electronic shutter mode with a shutter speed of 1/150 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of imaging area, and substitute the values into the following formula.

$$S = \{((VGr + VGb)/2) \times (1/10) \times (150/120)\} [LSB]$$

Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting so that the average value of the Gr and Gb signal output is 333 [LSB], measure the R signal output (VR [LSB]), the Gr and Gb signal outputs (VGr, VGb [LSB]) and the B signal output (VB [LSB]) at the imaging area Center in frame readout mode, and substitute the values into the following formulas.

$$VG = (VGr + VGb)/2$$

RG = VR/VG

RB = VB/VG

Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous Intensity to 20 times the intensity with the average value of the Gr, Gb signal outputs, 333 [LSB], measure the average value of the Gr, Gb, R and B signal outputs.

Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 333 [LSB]. Then measure the maximum value (Gmax [LSB]) and minimum value (Gmin [LSB]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = ((Gmax - Gmin)/Gmax) \times 100 [\%]$$

Dark signal

Measure the output difference between 1/15 [s] signal output (Va) and 1/15000 or less [s] signal output (Vb) at the device ambient temperature of 60 °C and the device in the light-obstructed state, and calculate the signal output at 1/15 [s] storage by them using the following approximate formula. Then, this is Vdt [LSB].

$$Vdt = (Va - Vb) \times (1/15)/(1/15) - (1/15000) \approx (Va - Vb) [LSB]$$

14. Spot Pixel Specification

Table 46 Spot Pixel Specifications

(15 frame/s, V_{ANA} = 2.8 V, V_{DIG} = 1.2 V, V_{IF} = 1.8 V, Tj = 60 °C)

Type of	Lovol	Maximu	ım distorte	d pixels in ea	Measurement		
Type of distortion	Level Note 1)	Zone2D	Zone3	Ineffective OB	Effective OB	method	Remarks
Black or white pixels at high light	30 % ≤ D	40	No evaluation criteria applied			2	
White pixels in the dark	28 (LSB) ≤ D	600	No evaluation criteria applied			2	1/30 s storage Note 2)

Note) 1. D...

- 1. D...Spot pixel level.
- 2. Continuous same color pixels in the horizontal or vertical direction are NG.
- 3. The above chart (hereinafter referred to as the "White and Black Pixel Specifications") is the standard only for sorting image sensor products in this specification book (hereinafter referred to as the "PRODUCTS") before shipment from a manufacturing factory. Sony Corporation and its distributors (collectively hereinafter referred to as the "Seller") disclaim and will not assume any liability even if actual number of distorted pixels of the PRODUCTS delivered to you exceeds the maximum number set forth in the White and Black Pixel Specifications. You are solely liable for any claim, damage or liability arising from or in connection with such distorted pixels. If the Seller separately has its own product warranty program for the PRODUCTS (the "Program"), the conditions in this specification book shall prevail over the Program and the Seller shall not assume any liability under the Program to the extent there is contradiction.

15. Notice on White Pixels Specifications

After shipment inspection of CMOS image sensors, pixels of CMOS image sensors may be distorted and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels.") Cosmic radiation is one of the causes of White Pixels. Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such distorted pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against White Pixels, such as adoption of automatic compensation systems for White Pixels and establishment of quality assurance standards.

White Pixels may be also caused by alpha radiation, which will be emitted in a process of decay of radioactive isotopes which inevitably exist in the air in minute amounts and may exist in materials or parts of CMOS image sensor devices (e.g. packaging materials, seal glass, wiring materials and IC chips). It is recommended that you should use materials or parts which do not include radioactive isotopes, which are sources of alpha radiation, and consider taking measures, such as adoption of vacuum packaging technologies in order to ensure that the PRODUCTS are not exposed to the air. As the density of radioactive isotopes in the air of the underground space may become thicker than that on the ground, it is highly recommended to ensure the PRODUCTS are not exposed to the air in using or storing the PRODUCTS at the underground space.

[For Your Reference] The Annual number of White Pixels Occurrence Caused by Cosmic Radiation
The data in the below chart shows the estimated annual number of White Pixels occurrence caused by cosmic radiation in a single-story building in Tokyo at an altitude of 0 meters. The data shows estimated number of White Pixels based on records of past field tests calculated taking structures and electrical properties of each device into account. However, the data in the chart is for your reference purpose only, and shall not be construed as part of any CMOS image sensor product specifications which the Seller warrants.

Example of Annual Number of Occurrence

White Pixel Level (in case of integration time = 1/30 s) $(T_j = 60 ^{\circ}\text{C})$	Annual number of occurrence
5.6 mV or higher 10.0 mV or higher	0.8 pcs 0.5 pcs
24.0 mV or higher	0.3 pcs
50.0 mV or higher	0.2 pcs
72.0 mV or higher	0.1 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the annual number of White Pixels occurrence.
- Note 4) As this data does not take occurrence of White Pixels caused by alpha radiation into account, White Pixels are likely to occur at higher value than the rate set forth in such data.

For Your Reference:

The annual number of White Pixels occurrence caused by cosmic radiation at an altitude of 3,000 meters will be from 5 to 10 times higher than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence caused by cosmic radiation in such areas approximately doubles when compared with that in Tokyo.

15-1 Measurement Method for Spot Pixels

Measure under the standard imaging condition II.

15-2 Spot Pixel Pattern Specifications

Black or white pixels at high light

After adjusting the average value of the Gr/Gb signal output to 333 [LSB], measure the local dip point (black pixel at high light, VXB) and peak point (white pixel at high light, VXK) in the Gr/Gb signal output Vx (x = Gr/Gb), and substitute the values into the following formula.




Fig. 48 Measurement Method for Spot Pixels

White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform using the average value of the dark signal output as a reference.

16. Chief Ray Angle Characteristics




Fig. 49 Chief Ray Angle Characteristics

17. Connection Example




Fig. 50 Recommended Circuit

Pad open size	75 μm × 75 μm ^{*1}
Pad pitch	120 μm

^{*1} 85 µm × 85 µm (Only VDDHFIL1 pad)

Note) When fixing the voltage of chip back side, fix it to VDDHSN voltage $\,$

Note) GPO must be connected to GND, when GPO function is not enable.