

Instruction Encodings

INSTRUCTION	32-BIT ENCODING																																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MOVE INSTRUCTIONS	Opcode (4b)				Op (5b)					Cond (3b)			4b				16b																	
MOV rA k	0001				00000					000			rA				0000000000000000												k					
MOVE rA k	0001				00000					001			rA				0000000000000000												k					
MOVNE rA k	0001				00000					010			rA				0000000000000000												k					
MOVC rA k	0001				00000					011			rA				0000000000000000												k					
MOVNC rA k	0001				00000					100			rA				0000000000000000												k					
MOVL rA k	0001				00000					101			rA				0000000000000000												k					
MOVG rA k	0001				00000					110			rA				0000000000000000												k					
MOV rA rB	0001				10000					000			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVE rA rB	0001				10000					001			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVNE rA rB	0001				10000					010			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVC rA rB	0001				10000					011			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVNC rA rB	0001				10000					100			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVL rA rB	0001				10000					101			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
MOVG rA rB	0001				10000					110			rA				rB		00000000000000000000000000000000												00000000000000000000000000000000			
ALU INSTRUCTIONS	Opcode (4b)				Op (5b)					WB (2b)	Carry (1b)	4b				16b																		
ADD rA k	0010				00000					01	0	rA				0000000000000000												k						
ADDC rA k	0010				00001					01	1	rA				0000000000000000												k						
AND rA k	0010				00010					01	0	rA				0000000000000000												k						
CMP rA k	0010				00011					00	0	rA				0000000000000000												k						
MVN rA k	0010				00100					01	0	rA				0000000000000000												k						

NOT rA k	0010	00101	01	0	rA	00000000	k
OR rA k	0010	00110	01	0	rA	00000000	k
SUB rA k	0010	00111	01	0	rA	00000000	k
SUBC rA k	0010	01000	01	1	rA	00000000	k
TEST rA k	0010	01001	00	0	rA	00000000	k
XOR rA k	0010	01010	01	0	rA	00000000	k
ADD rA rB	0010	10000	01	0	rA	rB	000000000000
ADDC rA rB	0010	10001	01	1	rA	rB	000000000000
AND rA rB	0010	10010	01	0	rA	rB	000000000000
CMP rA rB	0010	10011	00	0	rA	rB	000000000000
MVN rA rB	0010	10100	01	0	rA	rB	000000000000
NOT rA rB	0010	10101	01	0	rA	rB	000000000000
OR rA rB	0010	10110	01	0	rA	rB	000000000000
SUB rA rB	0010	10111	01	0	rA	rB	000000000000
SUBC rA rB	0010	11000	01	1	rA	rB	000000000000
TEST rA rB	0010	11001	00	0	rA	rB	000000000000
XOR rA rB	0010	11010	01	0	rA	rB	000000000000
SL0 rA	0010	11011	01	0	rA	0000000000000000	
SL1 rA	0010	11100	01	0	rA	0000000000000000	
SR0 rA	0010	11101	01	0	rA	0000000000000000	
SR1 rA	0010	11110	01	0	rA	0000000000000000	
BRANCHING INSTRUCTIONS	Opcode (4b)	Op (5b)	Cond (3b)		4b	16b	
JMP k	0011	00000	000		0000	00000000	k
JE k	0011	00000	001		0000	00000000	k
JNE k	0011	00000	010		0000	00000000	k
JL k	0011	00000	101		0000	00000000	k

JG k	0011	00000	110	0000	00000000	k
CALL k	0110	00000	000	0000	00000000	k
MEMORY INSTRUCTIONS	Opcode (4b)	Op (5b)	Cond (3b)	4b	16b	
FETCH rA k	101	00001	000	rA	00000000	k
STORE rA k	101	00010	000	rA	00000000	k
FETCH rA rB	101	10001	000	rA	rB	000000000000
STORE rA rB	101	10010	000	rA	rB	000000000000
SPECIAL INSTRUCTIONS	Opcode (4b)	Op (5b)	Cond (3b)	4b	16b	
HALT	111	00000	000	0000	0000000000000000	
NOP	000	00000	000	0000	0000000000000000	
RETURN	0110	00001	000	0000	0000000000000000	