

Instruction Set

Instruction	Description	Function
SPECIAL INSTRUCTIONS		
HALT	The processor idles indefinitely	Do nothing indefinitely
NOP	The processor stalls for one clock cycle.	Do nothing for one clock cycle
MOVE INSTRUCTIONS		
MOV rA k	Move literal k to register rA	rA <= k
MOV rA rB	Move the value in register rB to register rA	rA <= rB
MOVE rA k	Move literal k to register rA if the ZERO flag is set.	If ZERO = 1, rA <= k
MOVE rA rB	Move the value in register rB to register rA if the ZERO flag is set.	If ZERO = 1, rA <= rB
MOVNE rA k	Move literal k to register rA if the ZERO flag is not set.	If ZERO = 0, rA <= k
MOVNE rA rB	Move the value in register rB to register rA if the ZERO flag is not set.	If ZERO = 0, rA <= rB
MOVC rA k	Move literal k to register rA if the CARRY flag is set.	If CARRY = 1, rA <= k
MOVC rA rB	Move the value in register rB to register rA if the CARRY flag is set.	If CARRY = 1, rA <= rB

MOVNC rA k	Move literal k to register rA if the CARRY flag is not set.	If CARRY = 0, $rA \leq k$
MOVNC rA rB	Move the value in register rB to register rA if the CARRY flag is not set.	If CARRY = 0, $rA \leq rB$
MOVL rA k	Move literal k to register rA if the SIGN flag is set.	If SIGN = 1, $rA \leq k$
MOVL rA rB	Move the value in register rB to register rA if the SIGN flag is set.	If SIGN = 1, $rA \leq rB$
MOVG rA k	Move literal k to register rA if the SIGN flag is not set.	If SIGN = 0, $rA \leq k$
MOVG rA rB	Move the value in register rB to register rA if the SIGN flag is not set.	If SIGN = 0, $rA \leq rB$
ALU INSTRUCTIONS		
ADD rA k	Add register rA with literal k	$rA \leq rA + k$
ADD rA rB	Add register rA with register rB	$rA \leq rA + rB$
ADDC rA k	Add register with literal k and CARRY	$rA \leq rA + k + \text{CARRY}$
ADDC rA rB	Add register rA with register rB and CARRY	$rA \leq rA + rB + \text{CARRY}$
AND rA k	And register rA with literal k	$rA \leq rA \text{ AND } k$
AND rA rB	And register rA with register rB	$rA \leq rA \text{ AND } rB$

CMP rA k	Compare register rA with literal k. Set CARRY and ZERO flags. Registers are unaffected.	If rA = k, ZERO <= 1 If rA < k, SIGN <= 1 If overflow or underflow, CARRY <= 1
CMP rA rB	Compare register rA with register rB. Set CARRY and ZERO flags. Registers are unaffected.	If rA = rB, ZERO <= 1 If rA < rB, SIGN <= 1 If overflow or underflow, CARRY <= 1
MVN rA k	Invert the bits of k and move the result to register rA	rA <= NOT k
MVN rA rB	Invert the bits of the value stored in register rB and move the result to register rA.	rA <= NOT rB
NOT rA k	Bitwise NOT register rA with literal k.	rA <= rA NOT k
NOT rA rB	Bitwise NOT register rA with register rB.	rA <= rA NOT rB
OR rA k	OR register rA with literal k.	rA <= rA OR k
OR rA rB	OR register rA with register rB.	rA <= rA OR rB
RL rA	Rotate register rA left.	rA <= {rA[6:0], rA[7]} CARRY <= rA[7]
RR rA	Rotate register rA right.	rA <= {rA[0], rA[7:1]} CARRY <= rA[0]
SLO rA	Shift rA left, zero fill	rA <= {rA[6:0], 0} CARRY <= rA[7]
SL1 rA	Shift rA left, one fill	rA <= {rA[6:0], 1} CARRY <= rA[7]
SRO rA	Shift rA right, zero fill	rA <= {0, rA[7:1]} CARRY <= rA[0]

SR1 rA	Shift rA right, one fill	$rA \leftarrow \{1, rA[7:1]\}$ $CARRY \leftarrow rA[0]$
SUB rA k	Subtract register rA from literal k	$rA \leftarrow rA - k$
SUB rA rB	Subtract register rA from register rB	$rA \leftarrow rA - rB$
SUBC rA k	Subtract register rA from literal k and CARRY	$rA \leftarrow rA - k - CARRY$
SUBC rA rB	Subtract register rA from register rB and CARRY	$rA \leftarrow rA - rB - CARRY$
TEST rA k	Test bits in register rA against literal k. Update CARRY and ZERO flags. Registers are unaffected.	If $(rA \text{ AND } k) = 0$, $ZERO \leftarrow 1$ $CARRY \leftarrow \text{odd parity of } (rA \text{ AND } k)$ $SIGN \leftarrow (rA \text{ AND } k)[7]$
TEST rA rB	Test bits in register rA against register rB. Update CARRY and ZERO. Registers are unaffected.	If $(rA \text{ AND } rB) = 0$, $ZERO \leftarrow 1$ $CARRY \leftarrow \text{odd parity of } (rA \text{ AND } rB)$ $SIGN \leftarrow (rA \text{ AND } rB)[7]$
XOR rA k	Bitwise XOR register rA with literal k.	$rA \leftarrow rA \text{ XOR } k$
XOR rA rB	Bitwise XOR register rA with register rB	$rA \leftarrow rA \text{ XOR } rB$
BRANCHING INSTRUCTIONS		
JMP k	Jump to the address k	$PC \leftarrow k$
JMP rA	Jump to the address stored in register rA	$PC \leftarrow rA$
JE k	Jump to the address k if the ZERO flag is set.	If $ZERO = 1$, $PC \leftarrow k$

JE rA	Jump to the address stored in register rA if the ZERO flag is set.	If ZERO = 1, PC <= rA
JNE k	Jump to the address k if the ZERO flag is not set.	If ZERO = 0, PC <= k
JNE rA	Jump to the address stored in register rA if the ZERO flag is not set.	If ZERO = 0, PC <= rA
JL k	Jump to the address k if the SIGN flag is set.	If SIGN = 1, PC <= k
JL rA	Jump to the address stored in register rA if the SIGN flag is set.	If SIGN = 1, PC <= rA
JG k	Jump to the address k if the SIGN flag is not set.	If SIGN = 0, PC <= k
JG rA	Jump to the address stored in register rA if the SIGN flag is not set.	If SIGN = 0, PC <= rA
MEMORY INSTRUCTIONS		
FETCH rA k	Fetch the value stored at address k in RAM and store it in register rA	rA <= RAM[k]
FETCH rA rB	Fetch the value from the address stored in register rB from RAM and store it in register rA.	rA <= RAM[rB]
STORE rA k	Store the value in register rA at address k in RAM.	RAM[k] <= rA
STORE rA rB	Store the value in register rA at the address stored in register rB in RAM.	RAM[rB] <= rA

CALL & RETURN		
CALL <label>	Jump to the subroutine at address denoted by the text literal <label> and store the return address on the stack.	STACK[SP] <= PC + 1; PC <= ADDR[<label>]
RETURN	Jump to the address pointed to by the stack pointer	PC <= STACK[SP]

Notes:

- rA and rB are 8-bit registers
- k is an 8-bit literal
- ALU instructions update the status flags by the following, unless indicated otherwise:
 - ZERO = 1 if ALU result is 0, and ZERO = 0 otherwise
 - CARRY = 1 if overflow or underflow occurs, and CARRY = 0 otherwise
 - SIGN = MSB of result