ALU 32 Bits

The aim of this project is to construct a 32-Bit ALU using various combinational logic circuits for various arithmetic and logical operations. This ALU then can be used in building a 32-bit processor which require all these necessary operations.

The components that we have used are listed below.


The control signals for various operations of the ALU is as follows: -

Operations	Ainv	Binv	Cin	ALU_Op
A NOT	0	0	0	0000
в пот	0	0	0	0001
AND	0	0	0	0010
NOR	1	1	0	0010
OR	0	0	0	0011
NAND	1	1	0	0011
XOR	0	0	0	0100
XNOR	0	0	0	0101
ADD	0	0	0	0110
SUB	0	1	1	0110
LLS	0	0	0	0111
LRS	0	0	0	1000
ALS	0	0	0	1001
ARS	0	0	0	1010


These operations can be performed by the 32Bit ALU by giving the appropriate control Signals.

Components Used

Basic Gates



Full Adder



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY full_adder IS
    PORT (
        a, b, cin : IN STD_LOGIC;
        s, cout : OUT STD_LOGIC

    );


END full_adder;

ARCHITECTURE behavior OF full_adder IS

BEGIN


s <= a XOR b XOR cin;
    cout <= (a AND b) OR (cin AND (a XOR b));

END behavior;
```




2:1 Mux (BUS)

END DataFlow;



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
                                                              BMX
                                                            Đ
ENTITY TwoToOne_MUX IS
                                                    A[0:31]
    PORT (
                                                                     Y[0:31]
                                                     B[0:31]
        A, B : IN STD_LOGIC_VECTOR (0 TO 31);
                                                         S
        S : IN STD_LOGIC;
        Y : OUT STD_LOGIC_VECTOR (0 TO 31)
                                                         TwoToOne_MUX
    );
END TwoToOne_MUX;
ARCHITECTURE DataFlow OF TwoToOne_MUX IS
BEGIN
    PROCESS (A, B, S)
    BEGIN
        IF S <= '0' THEN
            Y <= A;
        ELSIF S <= '1' THEN
            Y <= B;
        END IF;
    END PROCESS;
```

4:1 Mux (Bus)



±

FourToOne_MUX

Y[0:31]

A[0:31]


C[0:31]

D[0:31]

S[0:1]

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY FourToOne_MUX IS
    PORT (
        A, B, C, D : IN STD_LOGIC_VECTOR (0 TO 31);
        S : IN STD_LOGIC_VECTOR (0 TO 1);
        Y: OUT STD_LOGIC_VECTOR (0 TO 31)
    );
END FourToOne_MUX;
ARCHITECTURE DataFlow OF FourToOne_MUX IS
BEGIN
    PROCESS
    BEGIN
        IF S <= "00" THEN
            Y <= A;
        ELSIF S <= "01" THEN
            Y \leftarrow B;
        ELSIF S <= "10" THEN
            Y <= C;
        ELSIF S <= "11" THEN
            Y \leftarrow D;
        END IF;
    END PROCESS;
END DataFlow;
```


16:1 Mux (Bus)




```
LIBRARY IEEE;
                                                                               Mux_Res
USE IEEE.STD_LOGIC_1164.ALL;
                                                                         A[31:0]
                                                                         B[31:0]
ENTITY SixteenToOne_MUX IS
                                                                         C[31:0]
                                                                         D[31:0]
    PORT (
                                                                         E[31:0]
         A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P
                                                                         F[31:0]
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                                                                         G[31:0]
         S : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                                                                          I[31:0]
                                                                                     Y[31:0]
         Y: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
                                                                          J[31:0]
                                                                         K[31:0]
    );
                                                                         L[31:0]
END SixteenToOne_MUX;
                                                                         M[31:0]
                                                                         N[31:0]
                                                                         O[31:0]
ARCHITECTURE Structural OF SixteenToOne_MUX IS
                                                                         P[31:0]
    COMPONENT FourToOne_MUX IS
         PORT (
                                                                            SixteenToOne_MUX
             A, B, C, D : IN STD_LOGIC_VECTOR (0 TO 31);
             S : IN STD_LOGIC_VECTOR (0 TO 1);
```

```
Y: OUT STD_LOGIC_VECTOR (0 TO 31)
         );
    END COMPONENT;
    SIGNAL y0, y1, y2, y3 : STD_LOGIC_VECTOR (0 TO 31);
BEGIN
    U1 : FourToOne_MUX PORT MAP(A => A, B => E, C => I, D => M, S(0) => S(0),
S(1) \Rightarrow S(1), Y \Rightarrow y0);
    U2 : FourToOne_MUX PORT MAP(A => B, B => F, C => J, D => N, S(0) => S(0),
S(1) \Rightarrow S(1), Y \Rightarrow y1);
    U3 : FourToOne_MUX PORT MAP(A => C, B => G, C => K, D => 0, S(0) => S(0),
S(1) \Rightarrow S(1), Y \Rightarrow y2);
    U4 : FourToOne_MUX PORT MAP(A => D, B => H, C => L, D => P, S(0) => S(0),
S(1) \Rightarrow S(1), Y \Rightarrow y3);
    U5 : FourToOne_MUX PORT MAP(A => y0, B => y1, C => y2, D => y3, S(0) =>
S(2), S(1) \Rightarrow S(3), Y \Rightarrow Y;
END Structural;
```


2:1 Mux





```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY Mux2_1 IS
    PORT (
        A, B : IN STD_LOGIC;
        S : IN STD_LOGIC;
        Y : OUT STD_LOGIC
    );
END Mux2_1;
ARCHITECTURE bhv OF Mux2_1 IS
BEGIN
    PROCESS (A, B, S)
    BEGIN
        IF S = '0' THEN
            Y <= A;
        ELSE
            Y <= B;
        END IF;
    END PROCESS;
END bhv;
```


Carry Select Adder (32 Bit)



```
Adder
LIBRARY IEEE;
                                                                   Ŧ
USE IEEE.STD LOGIC 1164.ALL;
                                                            CARRY IN
USE work.ALU_pkg.ALL;
                                                                             CARRY OUT
                                                                             OVERFLOW
ENTITY Carry_Select_Adder_32Bit IS
                                                                             SUM[31:0]
    PORT (
                                                                Carry_Select_Adder_32Bit
        X : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        Y : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        CARRY_IN : IN STD_LOGIC;
        SUM : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
        CARRY_OUT : OUT STD_LOGIC;
        OVERFLOW: OUT STD_LOGIC
    );
END Carry_Select_Adder_32Bit;
ARCHITECTURE Behavioral OF Carry_Select_Adder_32Bit IS
    SIGNAL A, B, C0, C1 : STD_LOGIC_VECTOR(0 TO 31);
    SIGNAL OF0, OF1 : STD_LOGIC;
BEGIN
    Gen : FOR I IN 0 TO 31 GENERATE
        FirstBlock : IF I = 0 GENERATE
             FA : Full_Adder PORT MAP(A => X(I), B => Y(I), Cin => '0', S =>
A(I), Cout => CO(I);
             FA_2 : Full_Adder PORT MAP(A => X(I), B => Y(I), Cin => '1', S =>
B(I), Cout => C1(I);
             Mux : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow B(I), S \Rightarrow CARRY_IN, Y \Rightarrow
SUM(I));
```

```
END GENERATE FirstBlock;
          LaterBlocks : IF I > 0 GENERATE
               FA : Full_Adder PORT MAP(A \Rightarrow X(I), B \Rightarrow Y(I), Cin \Rightarrow C0(I - 1), S
=> A(I), Cout => C0(I));
               FA_2 : Full\_Adder PORT MAP(A \Rightarrow X(I), B \Rightarrow Y(I), Cin \Rightarrow C1(I - 1),
S \Rightarrow B(I), Cout \Rightarrow C1(I);
               Mux : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow B(I), S \Rightarrow CARRY_IN, Y \Rightarrow
SUM(I));
          END GENERATE LaterBlocks;
     END GENERATE Gen;
    MUX_Res : Mux2_1 PORT MAP(A \Rightarrow C0(31), B \Rightarrow C1(31), S \Rightarrow CARRY_IN, Y \Rightarrow
CARRY OUT);
     -- Overflow Detection
    OF0 \leftarrow C0(31) XOR C0(30);
    OF1 <= C1(31) XOR C1(30);
    MUX_Overflow : Mux2_1 PORT MAP(A => OF0, B => OF1, S => CARRY_IN, Y =>
OVERFLOW);
END Behavioral;
```

Arithmetic Right Shift Unit



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE work.ALU_pkg.Mux2_1;
ENTITY ARS IS
    PORT (
         A : IN STD_LOGIC_VECTOR(0 TO 31);
         Y : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END ARS;
ARCHITECTURE Behavioral OF ARS IS
BEGIN
    Gen : FOR I IN 0 TO 31 GENERATE
         LSB : IF I = 0 GENERATE
              MUX : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow A(I + 1), S \Rightarrow '1', Y \Rightarrow
Y(I));
         END GENERATE LSB;
         Bits : IF I > 0 AND I < 31 GENERATE
              MUX : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow A(I + 1), S \Rightarrow '1', Y \Rightarrow
Y(I));
```


```
END GENERATE Bits;

MSB : IF I = 31 GENERATE

MUX : Mux2_1 PORT MAP(A => A(I), B => A(I), S => '1', Y => Y(I));
END GENERATE MSB;
END GENERATE Gen;


END Behavioral;
```

Arithmetic Left Shift Unit




```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE work.ALU_pkg.Mux2_1;
ENTITY ALS IS
    PORT (
         A : IN STD_LOGIC_VECTOR(0 TO 31);
         Y : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END ALS;
ARCHITECTURE Behavioral OF ALS IS
BEGIN
    Gen : FOR I IN 0 TO 31 GENERATE
         LSB : IF I = 0 GENERATE
             MUX : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow A(I), S \Rightarrow '1', Y \Rightarrow Y(I));
         END GENERATE LSB;
         Bits : IF I > 0 AND I < 31 GENERATE
             MUX : Mux2_1 PORT MAP(A \Rightarrow A(I), B \Rightarrow A(I - 1), S \Rightarrow '1', Y \Rightarrow
Y(I));
         END GENERATE Bits;
         MSB : IF I = 31 GENERATE
```


Logical Right Shift Unit



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE work.ALU_pkg.Mux2_1;
ENTITY LRS IS
    PORT (
        A : IN STD_LOGIC_VECTOR(0 TO 31);
       Y: OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END LRS;
ARCHITECTURE Behavioral OF LRS IS
BEGIN
    Gen : FOR I IN 0 TO 31 GENERATE
        LSB : IF I = 0 GENERATE
            MUX : Mux2_1 PORT MAP(A => A(I), B => A(I + 1), S => '1', Y =>
Y(I));
        END GENERATE LSB;
        Bits : IF I > 0 AND I < 31 GENERATE
            MUX : Mux2_1 PORT MAP(A => A(I), B => A(I + 1), S => '1', Y =>
Y(I));
        END GENERATE Bits;
        MSB : IF I = 31 GENERATE
            MUX : Mux2_1 PORT MAP(A => A(I), B => '0', S => '1', Y => Y(I));
```




Logical Left Shift Unit




We included these components in a package and then used that package in our ALU

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
-- Package Declaration Section
PACKAGE ALU_pkg IS
    -- 2:1 Mux (Bussless)
    COMPONENT Mux2_1 IS
        PORT (
            A, B : IN STD_LOGIC;
            S : IN STD_LOGIC;
            Y: OUT STD LOGIC
        );
    END COMPONENT;
    -- 2:1 Mux (Bus)
    COMPONENT TwoToOne_Mux IS
        PORT (
            A, B : IN STD_LOGIC_VECTOR (0 TO 31);
            S : IN STD_LOGIC;
            Y: OUT STD_LOGIC_VECTOR (0 TO 31)
        );
    END COMPONENT;
    -- 4:1 Mux
    COMPONENT FourToOne_MUX IS
        PORT (
            A, B, C, D : IN STD_LOGIC_VECTOR (0 TO 31);
            S : IN STD_LOGIC_VECTOR (0 TO 1);
            Y : OUT STD_LOGIC_VECTOR (0 TO 31)
        );
    END COMPONENT;
    -- 16:1 Mux
    COMPONENT SixteenToOne MUX IS
        PORT (
            A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P: IN
STD LOGIC VECTOR (31 DOWNTO 0);
            S : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
            Y : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
        );
    END COMPONENT;
    --Full Adder
```

```
COMPONENT Full_Adder IS
    PORT (
        a, b, cin : IN STD_LOGIC;
        s, cout : OUT STD_LOGIC
    );
END COMPONENT;
-- Carry Select Adder - 32Bit
COMPONENT Carry_Select_Adder_32Bit IS
    PORT (
        X : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        Y : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        CARRY_IN : IN STD_LOGIC;
        SUM : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
        CARRY OUT : OUT STD LOGIC;
        OVERFLOW: OUT STD LOGIC);
END COMPONENT;
--Logical Right shift
COMPONENT LRS IS
    PORT (
        A : IN STD_LOGIC_VECTOR(0 TO 31);
        Y: OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
--Logical Left Shift
COMPONENT LLS IS
   PORT (
        A : IN STD_LOGIC_VECTOR(0 TO 31);
        Y : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
--Arithematic Right Shift
COMPONENT ARS IS
   PORT (
        A : IN STD_LOGIC_VECTOR(0 TO 31);
        Y: OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
--Arithematic Left Shift
COMPONENT ALS IS
    PORT (
        A : IN STD_LOGIC_VECTOR(0 TO 31);
        Y : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
```



ALU_32 Bit



```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE work.ALU_pkg.ALL;
ENTITY ALU_32Bit IS
    PORT (
        A, B : IN STD_LOGIC_VECTOR(0 TO 31);
        Ainv, Binv : IN STD_LOGIC;
        Cin : IN STD_LOGIC;
        ALU_Op : IN STD_LOGIC_VECTOR(0 TO 3);
        Co : OUT STD_LOGIC;
        Overflow : OUT STD_LOGIC;
        Y : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END ALU_32Bit;
ARCHITECTURE Behavioral OF ALU_32Bit IS
    SIGNAL y_a, y_b, y_and, y_or, y_xor, y_xnor : STD_LOGIC_VECTOR(0 TO 31);
    SIGNAL y_anot, y_bnot, y_sum, y_lls, y_lrs : STD_LOGIC_VECTOR(0 TO 31);
    SIGNAL y_ars, y_als : STD_LOGIC_VECTOR(0 TO 31);
BEGIN
    -- NOT Operation
    y_anot <= NOT A;</pre>
    y_bnot <= NOT B;</pre>
```

```
-- Ainv , Binv Operations
    AMX: TwoToOne_Mux PORT MAP(A => A, B => y_anot, S => Ainv, Y => y_a);
    BMX : TwoToOne_Mux PORT MAP(A => B, B => y_bnot, S => Binv, Y => y_b);
    -- AND and OR Gate
   y_and <= y_a AND y_b;
    y_or <= y_a OR y_b;
    -- XOR and XNOR Operations
   y_xor <= y_a XOR y_b;</pre>
    y_xnor <= y_a XNOR y_b;</pre>
    -- Carry Save Adder with Overflow Detection
    Adder : Carry_Select_Adder_32Bit PORT MAP(
        X \Rightarrow y_a, Y \Rightarrow y_b, CARRY_{IN} \Rightarrow Cin,
        SUM => y_sum, CARRY_OUT => Co, OVERFLOW => Overflow);
    --Logical Left Shift
    LLSU : LLS PORT MAP(A \Rightarrow A, Y \Rightarrow y_lls);
    --Logical Right Shift
    LRSU : LRS PORT MAP(A => A, Y => y_lrs);
    --Arithematic Left Shift
    ALSU : ALS PORT MAP(A \Rightarrow A, Y \Rightarrow y_als);
    --Arithematic Right Shift
    ARSU : ARS PORT MAP(A => A, Y => y_ars);
    --ALU_Op
   Mux_Res : SixteenToOne_MUX PORT MAP(
        A \Rightarrow y_anot, B \Rightarrow y_bnot, C \Rightarrow y_and,
        D \Rightarrow y_{or}, E \Rightarrow y_{xor}, F \Rightarrow y_{xnor}, G \Rightarrow y_{sum}, H \Rightarrow y_{lls}, I \Rightarrow
y_{lrs}, J \Rightarrow y_{als}, K \Rightarrow y_{ars},
        L => "0000000000000000000000000000000000", M =>
END Behavioral;
```