











TCA9555

SCPS200D - JULY 2009-REVISED JULY 2016

TCA9555 Low-Voltage 16-Bit I²C and SMBus I/O **Expander with Interrupt Output and Configuration Registers**

Features

- Low Standby-Current Consumption of 3.5 µA Maximum
- I²C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- 5-V Tolerant I/O Ports
- Compatible With Most Microcontrollers
- 400-kHz Fast I²C Bus
- Configurable Slave Address with 3 Address Pins
- Polarity Inversion Register
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

Applications

- Servers
- Routers (Telecom Switching Equipment)
- **Personal Computers**
- Personal Electronics
- Industrial Automation Equipment
- Products with GPIO-Limited Processors

3 Description

This 16-bit I/O expander for the two-line bidirectional bus (I²C) is designed for 1.65-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I²C interface.

The TCA9555 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low operation) registers. At power on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (24)	7.80 mm x 4.40 mm
TCA9555	SSOP (24)	6.20 mm x 5.30 mm
TCA9555	WQFN (24)	4.00 mm x 4.00 mm
	VQFN (24)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic






Table of Contents

2Applications19.4 Device Functional Modes.3Description19.5 Programming.4Revision History29.6 Register Maps.5Description (continued)310 Application and Implementation6Pin Configuration and Functions410.1 Application Information7Specifications510.2 Typical Application7.1 Absolute Maximum Ratings511 Power Supply Recommendations7.2 ESD Ratings512 Layout7.3 Recommended Operating Conditions512 Layout Guidelines7.4 Thermal Information612.1 Layout Guidelines7.5 Electrical Characteristics613 Device and Documentation Support7.6 I²C Interface Timing Requirements713.1 Documentation Support7.7 Switching Characteristics813.2 Receiving Notification of Documentation7.8 Typical Characteristics913.3 Community Resources	
3Description19.5Programming4Revision History29.6Register Maps5Description (continued)310Application and Implementation6Pin Configuration and Functions410.1Application Information7Specifications510.2Typical Application7.1Absolute Maximum Ratings511Power Supply Recommendations7.2ESD Ratings512Layout7.3Recommended Operating Conditions512.1Layout Guidelines7.4Thermal Information612.2Layout Example7.5Electrical Characteristics613.1Documentation Support7.6I²C Interface Timing Requirements713.1Documentation Support7.8Typical Characteristics813.2Receiving Notification of Documentation7.8Typical Characteristics913.3Community Resources	25 25 25 25 29 29
4 Revision History	
5 Description (continued)	25 25 29
6 Pin Configuration and Functions 4 7 Specifications 5 7.1 Absolute Maximum Ratings 5 7.2 ESD Ratings 5 7.3 Recommended Operating Conditions 5 7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 I ² C Interface Timing Requirements 7 7.7 Switching Characteristics 8 7.8 Typical Characteristics 9 10.1 Application Information 10.2 Typical Application 11.4 Application Information 10.2 Typical Application 10.2 Typical Application 11.4 Application Information 10.2 Typical Application 10.2 Typical Application 10.2 Typical Application 11.4 Application Information 10.2 Typical Application 10.2 Typical Application 11.4 Application 10.2 Typical Application 11.4 Application 10.2 Typical Application 11.4 Application 10.2 Typical Applicati	25 29 31
7 Specifications 5 10.2 Typical Application 11.2 Typical Application 11	29 31
7.1 Absolute Maximum Ratings 5 7.2 ESD Ratings 5 7.3 Recommended Operating Conditions 5 7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 I ² C Interface Timing Requirements 7 7.7 Switching Characteristics 8 7.8 Typical Characteristics 9 7.1 Absolute Maximum Ratings 5 7.2 Layout Supply Recommendations 12.1 Layout Guidelines 12.2 Layout Example 13.1 Device and Documentation Support 13.1 Documentation Support 13.1 Documentation Support 13.2 Receiving Notification of Documentation 13.3 Community Resources	31
7.2 ESD Ratings 5 7.3 Recommended Operating Conditions 5 7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 I ² C Interface Timing Requirements 7 7.7 Switching Characteristics 8 7.8 Typical Characteristics 9 7.9 Established 12 Layout Guidelines 12.2 Layout Example 12.2 Layout Example 13.1 Documentation Support 13.1 Documentation Support 13.1 Documentation Support 13.2 Receiving Notification of Documentation 13.3 Community Resources 13.3 Community Resource	
7.3 Recommended Operating Conditions 5 7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 I ² C Interface Timing Requirements 7 7.7 Switching Characteristics 8 7.8 Typical Characteristics 9 8 12.1 Layout Guidelines 12.2 Layout Example 13.1 Device and Documentation Support 13.1 Documentation Support 13.1 Documentation Support 13.2 Receiving Notification of Documentation 13.3 Community Resources 13.3 Communi	
7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 I ² C Interface Timing Requirements 7 7.7 Switching Characteristics 8 7.8 Typical Characteristics 9 12.2 Layout Example	
7.6 I ² C Interface Timing Requirements	31
7.7 Switching Characteristics 8 13.2 Receiving Notification of Documentation 7.8 Typical Characteristics 9 13.3 Community Resources	32
7.7 Switching Characteristics 8 13.2 Receiving Notification of Documentation 7.8 Typical Characteristics 9 13.3 Community Resources	32
7.8 Typical Characteristics	•
	32
8 Parameter Measurement Information	
9 Detailed Description	
9.1 Overview 15 13.6 Glossary	
9.2 Functional Block Diagram	32

Ċ	Thanges from Revision C (June 2016) to Revision D	Page
•	Added DB Package	1
С	Changes from Revision A (July 2009) to Revision B	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functions Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section)
С	Changes from Revision B (July 2015) to Revision C	Page
•	Added RGE Package.	1
•	Changed V _{IH} for I ² C pins limited to V _{CC} , with note allowing higher voltage	
•	Added I _{OL} for different T _j	5
•	Removed ΔI_{CC} spec from the <i>Electrical Characteristics</i> table, added ΔI_{CC} typical characteristics graph	<u>6</u>
•	Changed I _{CC} standby into different input states	7
•	Changed C _{io} maximum	7
•	Removed ΔI_{CC} spec from the <i>Electrical Characteristics</i> table, added ΔI_{CC} typical characteristics graph	
•	Changed Typical characteristic plots with updated data	

Product Folder Links: TCA9555




5 Description (continued)

The TCA9555 is identical to the TCA9535, except for the inclusion of the internal I/O pull-up resistor, which pulls the I/O to a default high when configured as an input and undriven.


Three hardware pins (A0, A1, and A2) are used to program the I^2C address, which allows up to eight TCA9555 devices to share the same I^2C bus or SMBus. The fixed I^2C address of the TCA9555 is the same as the PCF8575, PCF8575C, and PCF8574, allowing up to eight of these devices in any combination to share the same I^2C bus or SMBus.



6 Pin Configuration and Functions



RTW, RGE Package 24-Pin WQFN, VQFN with Exposed Thermal Pad Top View



The exposed center pad, if used, must be connected as a secondary ground or left electrically open.

Pin Functions

PIN							
	N	0.	TYPE	DESCRIPTION			
NAME	DB, PW	RTW, RGE	1112				
A0	21	18	Input	Address input 0. Connect directly to V _{CC} or ground			
A1	2	23	Input	Address input 1. Connect directly to V _{CC} or ground			
A2	3	24	Input	Address input 2. Connect directly to V _{CC} or ground			
GND	12	9	GND	Ground			
ĪNT	1	22	Output	Interrupt output. Connect to V _{CC} through a pull-up resistor			
P00	4	1	I/O	P-port I/O. Push-pull design structure. At power on, P00 is configured as an input			
P01	5	2	I/O	P-port I/O. Push-pull design structure. At power on, P01 is configured as an input			
P02	6	3	I/O	P-port I/O. Push-pull design structure. At power on, P02 is configured as an input			
P03	7	4	I/O	P-port I/O. Push-pull design structure. At power on, P03 is configured as an input			
P04	8	5	I/O	P-port I/O. Push-pull design structure. At power on, P04 is configured as an input			
P05	9	6	I/O	P-port I/O. Push-pull design structure. At power on, P05 is configured as an input			
P06	10	7	I/O	P-port I/O. Push-pull design structure. At power on, P06 is configured as an input			
P07	11	8	I/O	P-port I/O. Push-pull design structure. At power on, P07 is configured as an input			
P10	13	10	I/O	P-port I/O. Push-pull design structure. At power on, P10 is configured as an input			
P11	14	11	I/O	P-port I/O. Push-pull design structure. At power on, P11 is configured as an input			
P12	15	12	I/O	P-port I/O. Push-pull design structure. At power on, P12 is configured as an input			
P13	16	13	I/O	P-port I/O. Push-pull design structure. At power on, P13 is configured as an input			
P14	17	14	I/O	P-port I/O. Push-pull design structure. At power on, P14 is configured as an input			
P15	18	15	I/O	P-port I/O. Push-pull design structure. At power on, P15 is configured as an input			
P16	19	16	I/O	P-port I/O. Push-pull design structure. At power on, P16 is configured as an input			
P17	20	17	I/O	P-port I/O. Push-pull design structure. At power on, P17 is configured as an input			
SCL	22	19	Input	Serial clock bus. Connect to V _{CC} through a pull-up resistor			
SDA	23	20	Input	Serial data bus. Connect to V _{CC} through a pull-up resistor			
V _{CC}	24	21	Supply	Supply voltage			



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6	V
VI	Input voltage ⁽²⁾	input voltage (2)			V
Vo	Output voltage (2)	-0.5	6	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-20	mA
I _{IOK}	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I _{OL}	Continuous output low current	$V_O = 0$ to V_{CC}		50	mA
I _{OH}	Continuous output high current	$V_O = 0$ to V_{CC}		- 50	mA
	Continuous current through GND	Continuous current through GND			A
Icc	Continuous current through V _{CC}		160	mA	
T _{j(MAX)}	Maximum junction temperature			100	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V _{CC}	Supply voltage			1.65	5.5	V
V	High level input voltage	SCL, SDA		0.7 × V _{CC}	V _{CC} ⁽¹⁾	V
V _{IH}	V _{IH} High-level input voltage	A2-A0, P07-P00, P17-P1	0	0.7 × V _{CC}	5.5	V
\/	√ _{II} Low-level input voltage	SCL, SDA	SCL, SDA			V
V _{IL}	Low-level input voltage	A2-A0, P07-P00, P17-P1	A2–A0, P07–P00, P17–P10		$0.3 \times V_{CC}$	V
I _{OH}	High-level output current	P07–P00, P17–P10			-10	mA
			T _j ≤ 65°C		25	
I _{OL}	Low-level output current (2)	P07-P00, P17-P10	T _j ≤ 85°C		18	mA
			T _j ≤ 100°C		11	
	Low-level output current (2)	(2) WT 004	T _j ≤ 85°C		6	∞ Λ
I _{OL}	Low-level output current	ĪNT, SDA	T _j ≤ 100°C		3.5	mA
T_A	Operating free-air temperature			-40	85	°C

⁽¹⁾ For voltages applied above V_{CC} , an increase in I_{CC} results.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The values shown apply to specific junction temperatures, which depend on the R_{θJA} of the package used. See the Calculating Junction Temperature and Power Dissipation section on how to calculate the junction temperature.



7.4 Thermal Information

			TCA9555				
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	DB (SSOP)	RTW (WQFN)	RGE (VQFN)	UNIT	
		24 PINS	24 PINS	24 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	92.9	43.6	48.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54	53.5	46.2	58.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	50.4	22.1	27.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.1	21.9	1.5	3.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	62.3	50.1	22.2	27.2	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	10.7	15.3	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK} Input diode clamp voltage		$I_1 = -18 \text{ mA}$	1.65 V to 5.5 V	-1.2			V	
V_{PORR}	Power-on reset voltage, V _{CC} ris	ing	$V_I = V_{CC}$ or GND, $I_O = 0$	1.65 V to 5.5 V		1.2	1.5	V
V_{PORF}	Power-on reset voltage, V _{CC} fal	ling	$V_I = V_{CC}$ or GND, $I_O = 0$	1.65 V to 5.5 V	0.75	1		V
				1.65 V	1.2			
			1 0 m A	2.3 V	1.8			
V _{ОН}			$I_{OH} = -8 \text{ mA}$	3 V	2.6			
	Donald blab lavel autout value on	(2)		4.75 V	4.1			.,
	P-port high-level output voltage (2)			1.65 V	1			V
			I _{OH} = -10 mA	2.3 V	1.7			
				3 V	2.5			
				4.75 V	4			
	Low-level output current	SDA	V _{OL} = 0.4 V	1.65 V to 5.5 V	3			mA
		P port ⁽³⁾	V _{OL} = 0.5 V	1.65 V to 5.5 V	8			mA
l _{OL}		P port	V _{OL} = 0.7 V	1.65 V to 5.5 V	10			mA
		ĪNT	V _{OL} = 0.4 V	1.65 V to 5.5 V	3			mA
Iı	Input leakage current	SCL, SDA Input leakage	V _I = V _{CC} or GND	1.65 V to 5.5 V			±1	μА
•		A2-A0 Input leakage	V _I = V _{CC} or GND	1.65 V to 5.5 V			±1	μА
I _{IH}	Input high leakage current	P port	$V_I = V_{CC}$	1.65 V to 5.5 V			1	μΑ
I_{IL}	Input low leakage current	P port	V _I = GND	1.65 V to 5.5 V			-100	μΑ

 ⁽¹⁾ All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V V_{CC}) and T_A = 25°C.
 (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10). (3)



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	ETER		TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
					5.5 V		22	40	
		Operating		$I_0 = 0,$	3.6 V		11	30	^
		mode		I/O = inputs, f_{SCL} = 400 kHz, t_r = 3 ns, No load	2.7 V		8	19	μА
					1.95 V		5	11	
Icc					5.5 V		1.1	1.5	
	Quiescent current	Standby mode Low inputs High	Low	, , , , , , , , , , , , , , , , , , , ,	3.6 V		0.7	1.3	mΛ
			inputs		2.7 V		0.5	1	mA
			andby		1.95 V		0.3	0.9	
					5.5 V		2.5	3.5	
					3.6 V		1	1.8	^
			inputs		2.7 V		0.7	1.6	μА
					1.95 V		0.5	1	
Cı	Input capacitance		SCL	$V_I = V_{CC}$ or GND	1.65 V to 5.5 V		3	8	pF
0	lanut autaut aia aa	nacitanaa	SDA	V V or CND	1 65 V to 5 5 V		3	9.5	"F
C _{io}	input-output pin ca	Input-output pin capacitance		$V_{IO} = V_{CC}$ or GND	1.65 V to 5.5 V		3.7	9.5	pF

7.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)

			MIN	MAX	UNIT
I ² C BUS	—STANDARD MODE				
f _{scl}	I ² C clock frequency		0	100	kHz
t _{sch}	I ² C clock high time		4		μs
t _{scl}	I ² C clock low time		4.7		μs
sp	I ² C spike time			50	ns
sds	I ² C serial-data setup time		250		ns
sdh	I ² C serial-data hold time		0		ns
icr	I ² C input rise time			1000	ns
icf	I ² C input fall time			300	ns
ocf	I ² C output fall time	10-pF to 400-pF bus		300	ns
buf	I ² C bus free time between stop and start		4.7		μs
sts	1 ² C start or repeated start condition setup		4.7		μs
sth	I ² C start or repeated start condition hold		4		μs
sps	I ² C stop condition setup		4		μs
vd(data)	Valid data time	SCL low to SDA output valid		3.45	μs
vd(ack)	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C_b	I ² C bus capacitive load			400	pF
² C BUS	—FAST MODE		٠	٠	
scl	I ² C clock frequency		0	400	kHz
sch	I ² C clock high time		0.6		μs
scl	I ² C clock low time		1.3		μs
sp	I ² C spike time			50	ns
sds	I ² C serial-data setup time		100		ns
sdh	I ² C serial-data hold time		0		ns
icr	I ² C input rise time		20	300	ns



I²C Interface Timing Requirements (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)

			MIN	MAX	UNIT
t _{icf}	I ² C input fall time		20 × (V _{CC} / 5.5 V)	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus	20 × (V _{CC} / 5.5 V)	300	ns
t _{buf}	I ² C bus free time between stop and sta	art	1.3		μs
t _{sts}	I ² C start or repeated start condition setup		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		0.6		μs
t _{sps}	I ² C stop condition setup		0.6		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid		0.9	μs
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C _b	I ² C bus capacitive load			400	pF

7.7 Switching Characteristics


over recommended operating free-air temperature range, $C_L \le 100 \text{ pF}$ (unless otherwise noted) (see Figure 20 and Figure 21)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t_{iv}	Interrupt valid time	P port	ĪNT		4	μS
t _{ir}	Interrupt reset delay time	SCL	ĪNT		4	μS
	Output data valid; For V _{CC} = 2.3 V–5.5 V	901	Doort		200	ns
t _{pv}	Output data valid; For V _{CC} = 1.65 V–2.3 V	SCL	P port		300	ns
t _{ps}	Input data setup time	P port	SCL	150		ns
t _{ph}	Input data hold time	P port	SCL	1		μS



7.8 Typical Characteristics


 $T_A = 25$ °C (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)







Figure 7. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for V_{CC} = 3.3 V

Figure 8. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5 \text{ V}$







Figure 9. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5.5 \text{ V}$

Figure 10. I/O Low Voltage vs Temperature for Different V_{CC} and I_{OL}






Figure 11. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for V_{CC} = 1.65 V


Figure 12. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 1.8 \text{ V}$

Submit Documentation Feedback



Typical Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)







Figure 13. I/O Source Current vs Output High Voltage for

Figure 14. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 3.3 \text{ V}$







Figure 15. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5 \text{ V}$

Figure 16. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5.5 \text{ V}$






Figure 17. V_{CC} – V_{OH} Voltage vs Temperature for Different


Figure 18. Δ I_{CC} vs Temperature for Different V_{CC} (V_I = V_{CC} -0.6 V)

Copyright © 2009-2016, Texas Instruments Incorporated


Submit Documentation Feedback



8 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data

- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 19. I²C Interface Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)



INTERRUPT LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 20. Interrupt Load Circuit and Voltage Waveforms




Parameter Measurement Information (continued)



P-PORT LOAD CONFIGURATION



WRITE MODE $(R/\overline{W} = 0)$



- A. C_L includes probe and jig capacitance.
- B. $~t_{pv}$ is measured from 0.7 x V $_{CC}$ on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 21. P-Port Load Circuit and Voltage Waveforms




9 Detailed Description

9.1 Overview

The TCA9555 is a 16-bit I/O expander for the two-line bidirectional bus (I^2C) is designed for 1.65-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I^2C interface.

One of the features of the TCA9555, is that the $\overline{\text{INT}}$ output can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the TCA9555 can remain a simple slave device.

9.2 Functional Block Diagram



Pin numbers shown are for the PW package.

All I/Os are set to inputs at reset.

Figure 22. Logic Diagram (Positive Logic)

9.3 Feature Description

9.3.1 5-V Tolerant I/O Ports

The TCA9555 features I/O ports which are tolerant of up to 5 V. This allows the TCA9555 to be connected to a large array of devices. To minimize ICC, any inputs must be sure that the input voltage stays within V_{IH} and V_{IL} of the device as described in the *Electrical Characteristics* table.



Feature Description (continued)

9.3.2 Hardware Address Pins

The TCA9555 features 3 hardware address pins (A0, A1, and A2) to allow the user to program the device's I^2C address by pulling each pin to either V_{CC} or GND to signify the bit value in the address. This allows up to 8 TCA9555 to be on the same bus without address conflicts. See the *Functional Block Diagram* to see the 3 pins. The voltage on the pins must not change while the device is powered up in order to prevent possible I^2C glitches as a result of the device address changing during a transmission. All of the pins must be tied either to V_{CC} or GND and cannot be left floating.

9.3.3 Interrupt (INT) Output

 $\overline{\text{An}}$ interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal $\overline{\text{INT}}$ is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the $\overline{\text{INT}}$ is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

 $\overline{\text{INT}}$ has an open-drain structure and requires a pull-up resistor to V_{CC} (typically 10 k Ω in value).

9.4 Device Functional Modes

9.4.1 Power-On Reset (POR)

When power (from 0 V) is applied to V_{CC} , an internal power-on reset circuit holds the TCA9555 in a reset condition until V_{CC} has reached V_{POR} . At that time, the reset condition is released, and the TCA9555 registers and I^2C -SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{PORF} and back up to the operating voltage for a power-reset cycle.

9.4.2 Powered-Up

When power has been applied to V_{CC} above V_{POR} , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming I^2C requests and is monitoring for changes on the input ports.

9.5 Programming

9.5.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation. Figure 23 shows the simplified schematic of P-Port I/Os.






Figure 23. Simplified Schematic of P-Port I/Os

9.5.2 I²C Interface

The TCA9555 has a standard bidirectional I²C interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the I²C bus has a specific device address to differentiate between other slave devices that are on the same I²C bus. Many slave devices require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see the *Understanding the I2C Bus* application report, SLVA704.

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I²C lines. For further details, refer to $^{\rho}C$ *Pull-up Resistor Calculation* application report, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition.

Submit Documentation Feedback



Figure 24 and Figure 25 show the general procedure for a master to access a slave device:

- 1. If a master wants to send data to a slave:
 - Master-transmitter sends a START condition and addresses the slave-receiver.
 - Master-transmitter sends data to slave-receiver.
 - Master-transmitter terminates the transfer with a STOP condition.
- 2. If a master wants to receive or read data from a slave:
 - Master-receiver sends a START condition and addresses the slave-transmitter.
 - Master-receiver sends the requested register to read to slave-transmitter.
 - Master-receiver receives data from the slave-transmitter.
 - Master-receiver terminates the transfer with a STOP condition.




Figure 24. Definition of Start and Stop Conditions

SDA line stable while SCL line is high SCL 1 0 1 0 **ACK SDA** MSB Bit Bit Bit Bit Bit Bit ACK LSB Byte: 1010 1010 (0xAAh)

Figure 25. Bit Transfer



Table 1 shows the interface definition.

Table 1. Interface Definition

ВҮТЕ				В	IT			
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I ² C slave address	L	Н	L	L	A2	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10

9.5.2.1 Bus Transactions

Data is exchanged between the master and the TCA9555 through write and read commands, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

9.5.2.1.1 Writes

To write on the I²C <u>bus</u>, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. After the slave sends the acknowledge bit, the master then sends the register address of the register to which it wishes to write. The slave acknowledges again, letting the master know it is ready. After this, the master starts sending the register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

See the Control Register and Command Byte section to see list of the TCA9555's internal registers and a description of each one.

Figure 26 to Figure 28 show examples of writing a single byte to a slave register.

Master controls SDA line
Slave controls SDA line

Write to one register in a device




Figure 26. Write to Register






Figure 27. Write to the Polarity Inversion Register




Figure 28. Write to Output Port Registers

Product Folder Links: TCA9555

20




9.5.2.1.2 Reads

Reading from a slave is very similar to writing, but requires some additional steps. In order to read from a slave, the master must first instruct the slave which register it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/W bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START condition again, followed by the slave address with the R/W bit set to 1 (signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmitter.

The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. When the master has received the number of bytes it is expecting, it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9555's internal registers and a description of each one.

Figure 29 to Figure 31 show examples of reading a single byte from a slave register.



Read from one register in a device





Figure 29. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, the restart occurs when Input Port 0 is being read. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.


TEXAS INSTRUMENTS

Programming (continued)



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port.

Figure 30. Read Input Port Register, Scenario 1



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port.

Figure 31. Read Input Port Register, Scenario 2



9.5.3 Device Address

Figure 32 shows the address byte of the TCA9555.




Figure 32. TCA9555 Address

Table 2 shows the TCA9555 address reference.

Table 2. Address Reference

	INPUTS		I ² C BUS SLAVE ADDRESS
A2	A1	A0	I'C BUS SLAVE ADDRESS
L	L	L	32 (decimal), 0x20 (hexadecimal)
L	L	Н	33 (decimal), 0x21 (hexadecimal)
L	Н	L	34 (decimal), 0x22 (hexadecimal)
L	Н	Н	35 (decimal), 0x23 (hexadecimal)
Н	L	L	36 (decimal), 0x24 (hexadecimal)
Н	L	Н	37 (decimal), 0x25 (hexadecimal)
Н	Н	L	38 (decimal), 0x26 (hexadecimal)
Н	Н	Н	39 (decimal), 0x27 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

9.5.4 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte shown in Table 3, that is stored in the control register in the TCA9555. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion, or configuration) that is affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

When a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Figure 33 shows the control register bits.




Figure 33. Control Register Bits

Table 3. Command Byte

CONT	CONTROL REGISTER BITS		COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	XXXX XXXX
0	1	0	0x02	Output Port 0	Read-write byte	1111 1111
0	1	1	0x03	Output Port 1	Read-write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read-write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read-write byte	0000 0000



Table 3. Command Byte (continued)

CONTROL REGISTER BITS		COMMAND	REGISTER	PROTOCOL	POWER-UP		
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT	
1	1	0	0x06	Configuration Port 0	Read-write byte	1111 1111	
1	1	1	0x07	Configuration Port 1	Read-write byte	1111 1111	

9.6 Register Maps

9.6.1 Register Descriptions

The Input Port registers (registers 0 and 1) shown in Table 4 reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register is accessed next.

Table 4. Registers 0 and 1 (Input Port Registers)

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	I1.7	I1.6	I1.5	I1.4	I1.3	I1.2	l1.1	I1.0
Default	Х	Х	Х	X	X	Х	Х	X

The Output Port registers (registers 2 and 3) shown in Table 5 show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 5. Registers 2 and 3 (Output Port Registers)

Bit	00.7	O0.6	O0.5	O0.4	O0.3	O0.2	00.1	00.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	01.6	01.5	01.4	01.3	01.2	01.1	01.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in Table 6 allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 6. Registers 4 and 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in Table 7 configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 7. Registers 6 and 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

Applications of the TCA9555 has this device connected as a slave to an I²C master (processor), and the I²C bus may contain any number of other slave devices. The TCA9555 is typically be in a remote location from the master, placed close to the GPIOs to which the master needs to monitor or control.

IO Expanders such as the TCA9555 are typically used for controlling LEDs (for feedback or status lights), controlling enable or reset signals of other devices, and even reading the outputs of other devices or buttons.

10.2 Typical Application

Figure 34 shows an application in which the TCA9555 can be used to control multiple subsystems, and even read inputs from buttons.



- A. Device address is configured as 0100100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01, P04–P07, and P10–P17 are configured as inputs.
- D. Pin numbers shown are for the PW package.

Figure 34. Typical Application

Submit Documentation Feedback
Product Folder Links: TCA9555



Typical Application (continued)

10.2.1 Design Requirements

The designer must take into consideration the system, to be sure not to violate any of the parameters. Table 8 shows some key parameters which must not be violated.

Table 8. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
I ² C and Subsystem Voltage (V _{CC})	5 V
Output current rating, P-port sinking (I _{OL})	25 mA
I ² C bus clock (SCL) speed	400 kHz

10.2.2 Detailed Design Procedure

10.2.2.1 Calculating Junction Temperature and Power Dissipation

When designing with this device, it is important that the *Recommended Operating Conditions* not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in Equation 1.

$$T_{j} = T_{A} + (\theta_{JA} \times P_{d})$$
(1)

 θ_{JA} is the standard junction to ambient thermal resistance measurement of the package, as seen in the *Thermal Information* table. P_d is the total power dissipation of the device, and the approximation is shown in Equation 2.

$$P_{d} \approx \left(I_{CC_STATIC} \times V_{CC}\right) + \sum P_{d_PORT_L} + \sum P_{d_PORT_H}$$
(2)

Equation 2 is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the INT and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using Equation 3 to calculate the power dissipation in INT or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d_PORT_L} = (I_{OL} \times V_{OL})$$
(3)

Equation 3 shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the V_{OL} of the port multiplied by the current it is sinking.

$$P_{d_PORT_H} = \left(I_{OH} \times (V_{CC} - V_{OH})\right) \tag{4}$$

Equation 4 shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between V_{CC} and the output voltage).

10.2.2.2 Minimizing I_{CC} When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to V_{CC} through a resistor as shown in Figure 34. Because the LED acts as a diode, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The ΔI_{CC} parameter in the *Electrical Characteristics* table shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption.

Figure 35 shows a high-value resistor in parallel with the LED. Figure 36 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply current consumption when the LED is off.






Figure 35. High-Value Resistor in Parallel With LED




Figure 36. Device Supplied by Lower Voltage

10.2.2.3 Pull-Up Resistor Calculation

The pull-up resistors, R_P , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I^2C bus. The minimum pull-up resistance is a function of V_{CC} , $V_{OL,(max)}$, and I_{OL} as shown in Equation 5.

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(5)


The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in Equation 6.

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{6}$$

The maximum bus capacitance for an I^2C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9555, C_i for SCL or C_{io} for SDA, the capacitance of wires, connections and traces, and the capacitance of additional slaves on the bus. For further details, see the ℓ^2C *Pull-up Resistor Calculation* application report, SLVA689.



10.2.3 Application Curves



Capacitance (C_b)




Figure 38. Minimum Pull-Up Resistance ($R_{p(min)}$) vs Pull-up Reference Voltage (V_{CC})

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



11 Power Supply Recommendations

In the event of a glitch (data output or input or even power) or data corruption, the TCA9555 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 39 and Figure 40.




Figure 39. V_{CC} is Lowered Below 0.2 V or 0 V and Then Ramped Up to V_{CC}




Figure 40. V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

Table 9 specifies the performance of the power-on reset feature for TCA9555 for both types of power-on reset.

Table 9. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES(1)

	PARAMETER	MIN	TYP	MAX	UNIT	
V _{CC_FT}	Fall rate of V _{CC}	See Figure 39	0.1		2000	ms
V _{CC_RT}	Rise rate of V _{CC}	See Figure 39	0.1		2000	ms
V _{CC_TRR_GND}	Time to re-ramp (when V _{CC} drops to GND)	See Figure 39	1			μS
V _{CC_TRR_POR50}	Time to re-ramp (when V _{CC} drops to V _{POR_MIN} – 50 mV)	See Figure 40	1			μS
V _{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when V_{CC_GW}	See Figure 41			1.2	V
V _{CC_MV}	The minimum voltage that V_{CC} can glitch down to without causing a reset (V_{CC_GH} must also not be violated)	See Figure 41	1.5			V
V_{CC_GW}	Glitch width that does not cause a functional disruption	See Figure 41			10	μS

(1) $T_A = -40$ °C to +85°C (unless otherwise noted)



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 41 and Table 9 provide more information on how to measure these specifications.




Figure 41. Glitch Width and Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 42 and Table 9 provide more details on this specification.




Figure 42. V_{POR}

Submit Documentation Feedback



12 Layout

12.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9555, common PCB layout practices must be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the $V_{\rm CC}$ pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9555 as possible. These best practices are shown in the *Layout Example*.

For the layout example provided in the *Layout Example*, it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (V_{CC}) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to V_{CC} , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in the *Layout Example*.

12.2 Layout Example




Figure 43. TCA9555 Layout Example

Copyright © 2009–2016, Texas Instruments Incorporated

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- PC Pull-up Resistor Calculation, SLVA689
- Maximum Clock Frequency of I2C Bus Using Repeaters, SLVA695
- Introduction to Logic, SLVA700
- Understanding the I2C Bus, SLVA704
- IO Expander EVM User's Guide, SLVUA59A

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





22-Jul-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9555DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9555	Samples
TCA9555DBT	ACTIVE	SSOP	DB	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9555	Samples
TCA9555PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW555	Samples
TCA9555RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TD9555	Samples
TCA9555RTWR	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW555	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

22-Jul-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2016

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9555DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9555DBT	SSOP	DB	24	250	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9555RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9555RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2016



*All dimensions are nominal


7 til dilliononono di o momina								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TCA9555DBR	SSOP	DB	24	2000	367.0	367.0	38.0	
TCA9555DBT	SSOP	DB	24	250	367.0	367.0	38.0	
TCA9555RGER	VQFN	RGE	24	3000	367.0	367.0	35.0	
TCA9555RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0	



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206344-3/AK 08/15

NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.