Synchronous Counter

Design of a Synchronous Module-12 ap/down Counter

a) state diagram

1010

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000


1000


1000

1000

1000

Presen state Next				at s	State		Required		excitations.		9 00.				
Q4	Q3	92	QI	Q4	Q3	Q2	Qi	五	K4	J ₃	k3	J2	K2	J	K,
0	0	0	0	0	0	0	1	0	X	0	X	0	X	-1	×
0	0	0	1	0	0	1	0	0	X	0	×	1	x	×	1
0	0	r_	0	0	0	1	1	0	X	0	×	X	0	1	x
0	0	1	1	0)	0	0	0	X	1%	×	x	4	X	1
0	4	0	0	0	1	0	1	0	X	×	0	0	X	1	X
D	4	0	1	0	l	1	0	0	×	×	0	1	×	X	1
0	9	1	0	0	1	1	1	0	×	X	0	X	0	t	×
P	1	1	1	1	0	0	0)	×	×	1	X	1	X	1
1	0	0	0	4	0	0	1	X	0	0	×	0	×	1	X
	0	0	1	1	0	1	0	X	0	0	X)	X	X	1
1	-	1	D	1	0	1	1	×	0	0	×	X	0	1	×
1	0		0		0	0	0	X	1	0	×	×	7	×	11
1	0	1	1	0	1	To I		+ ~	-	1	1		1		





K4 = Q2 Q 10

9,9, 9,9,	00	01	11	10
06	X	X	X	X
01			1	
11	X	X	X	X
10	X	x	×	X

K3 = Q2Q1

			1	
9291				
9,93	00	01	11	10
00	x	X	1	0
01	X	x	1	
0 110	X	X	X	x
10	X	χ	1	10
		K2:	= 01	

929,

13	-	0)	11	10
00	X	1	1	X
01	X	1	1	X
11	X	1	1	X
10	X	1	J	X

