

5. ASSIGNMENT1




Figure 1: Assignment1 layout




Figure 2: assignement 1 final output




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13: assignement 1 final output

6. ASSIGNMENT2




Figure 14: Assignment2 layout




Figure 15: assignement 2 final output




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20




Figure 21




Figure 22




Figure 23




Figure 24




Figure 25




Figure 26: assignement 2 final output

4. IMAGES

- **Wafers:** Based orientation and Cuts.




Figure 1: Substrate

5. EQUIPMENTS AND CHEMICAL



Figure 1: Cleaning setup

5. RESULT




Figure 1: final result




Figure 2: Layout




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13: final result

5. EQUIPMENT




Figure 1: Spin coating setup

[illegible]

Figure 1: Cmos Layout

5. EQUIPMENT



Figure 1: Furnace

5. RESULT




Figure 1: final output




Figure 2: Layout




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10: final output