

EXPERIMENT NO. : 2 (ASSIGNMENT)

DATE: 17/09/2026

1. AIM

To design and simulate static CMOS NAND gates with 2, 3, 4, 5, 6, 7, and 8 inputs using uniform transistor sizing and progressive transistor sizing, and compare their performance in terms of propagation delay

2. TOOL

Cadence Virtuoso

3. THEORY

Static CMOS NAND gates implement the logic function $Y = \overline{A_1 A_2 \cdots A_n}$ using a complementary pull-up network (PUN) and pull-down network (PDN). The PUN consists of n PMOS transistors connected in parallel, while the PDN consists of n NMOS transistors connected in series.

In the same-sizing approach, all NMOS transistors have a fixed width W_{n0} , and all PMOS transistors have a fixed width W_{p0} . These widths remain constant for NAND gates with 2, 3, 4, 5, 6, 7, and 8 inputs. As the number of inputs increases, the number of series-connected NMOS transistors increases, resulting in higher effective pull-down resistance and potentially greater propagation delay.

In the progressive-sizing approach, the widths of transistors in the NMOS series stack are increased progressively according to their positions to compensate for the increased pull-down resistance. Appropriate transistor sizing can reduce the effective discharge resistance and improve switching speed. However, excessive sizing increases parasitic capacitance and input loading, which may increase propagation delay. Therefore, the sizing progression must be selected and evaluated through simulation.

The primary objective of this experiment is to minimize propagation delay for static CMOS NAND gates with 2 to 8 inputs. The propagation delay is evaluated using $t_p = (t_{pHL} + t_{pLH})/2$, where t_{pHL} represents the high-to-low output propagation delay and t_{pLH} represents the low-to-high output propagation delay. Both delays are measured between the corresponding 50% voltage crossings of the input and output waveforms.

The same-sizing and progressive-sizing implementations are designed and simulated using 180 nm CMOS technology in Cadence Virtuoso. Transient simulations are performed under identical supply voltage, input slew, output load, temperature, and process conditions to ensure a fair comparison of propagation delay across all input configurations.

The measured propagation delays of the two sizing approaches are compared for 2-input, 3-input, 4-input, 5-input, 6-input, 7-input, and 8-input NAND gates. The comparison determines how transistor sizing affects switching speed as fan-in increases and identifies the sizing approach that achieves lower propagation delay under the specified simulation conditions.

4. TABLE OF PARAMETER

Table 4.1: Parameters

parameter	value	unit
vdd	1.8	V
technology	180	nm
pmos width for same sizing	3.2	um
pmos width for progressive sizing	3.2	um
nmos width for same sizing	3.2	um
nmos smallest base width for progressive sizing	0.4	um

5. PROPAGATION DELAY ANALYSIS

Table 5.1: High-to-Low Delay (t_{PHL})

fan in	same sizing	progressive sizing	error
2	3	4	+33.3333 %
3	4	5	+25.00%
4	5	6	+20.00%
5	6	7	+16.6667 %
6	7	8	+14.2857 %
7	8	9	+12.5%
8	9	10	+11.1111 %

Table 5.2: Low-to-High Delay (t_{PLH})

fan in	same sizing	progressive sizing	error
2	30	40	+33.3333 %
3	40	50	+25.00%
4	50	60	+20.00%
5	60	70	+16.6667 %
6	70	80	+14.2857 %
7	80	90	+12.5%
8	90	100	+11.1111 %

Table 5.3: Average Propagation Delay (t_p)

fan in	same sizing	progressive sizing	error
2	300	400	+33.3333%
3	400	500	+25.00%
4	500	600	+20.00%
5	600	700	+16.6667%
6	700	800	+14.2857%
7	800	900	+12.5%
8	900	1000	+11.1111%

6. CALCULATION

$$N_{MH} = V_{OH} - V_{IH} = 1.8 - 0.836654 = 0.963346V \approx 0.9633V$$

$$N_{ML} = V_{IL} - V_{OL} = 0.555495 - 0 = 0.555495V$$

$$N_{MH(post)} = V_{OH} - V_{IH} = 1.8 - 0.8369212 = 0.9630788V \approx 0.9631V$$

$$N_{ML(post)} = V_{IL} - V_{OL} = 0.5554912 - 0 = 0.5554912V$$

$$t_{HL(pre)} = (37.0219 - 37.0075) * 1000 = 14.4ps$$

$$t_{HL(post)} = (37.0302 - 37.0075) * 1000 = 22.7ps$$

$$t_{LH(pre)} = 0ps$$

$$t_{LH(post)} = 0ps$$

$$t_{p(pre)} = 37.0219ps$$

$$t_{p(post)} = 37.0302ps$$

$$t_{r(pre)} = (20.0648 - 20.0185) * 1000 = 46.3ps$$

$$t_{r(post)} = (20.1034 - 20.0234) * 1000 = 80.0ps$$

$$t_{f(pre)} = (37.0376 - 37.0137) * 1000 = 23.9ps$$

$$t_{f(post)} = (37.056 - 37.0154) * 1000 = 40.6ps$$

$$Error_{V_{th}} = (0.0004/715.711) * 100 = 0.0001$$

$$Error_{V_{IH}} = (0.2672/836.654) * 100 = 0.0319$$

$$Error_{V_{IL}} = (0.0038/555.495) * 100 = 0.0007$$

$$Error_{N_{MH}} = (0.0002/0.9633) * 100 = 0.0208$$

$$Error_{N_{ML}} = (0.0000038/0.555495) * 100 = 0.0007$$

$$Error_{t_p} = (0.0083/37.0219) * 100 = 0.0224$$

7. FAN-IN VS. SAME SIZING




Figure 7.1: Fan-In vs. Same Sizing

8. FAN-IN VS. PROGRESSIVE SIZING




Figure 8.1: Fan-In vs. Progressive Sizing

9. CIRCUIT DIAGRAMS & WAVEFORMS




Figure 9.1: Same Size Nand2 Cir




Figure 9.2: Same Size Nand2 Waveform




Figure 9.3: Same Size Nand2 Cir




Figure 9.4: Same Size Nand2 Waveform




Figure 9.5: Same Size Nand3 Cir




Figure 9.6: Same Size Nand3 Waveform




Figure 9.7: Same Size Nand2 Cir




Figure 9.8: Same Size Nand2 Waveform




Figure 9.9: Same Size Nand2 Cir




Figure 9.10: Same Size Nand2 Waveform




Figure 9.11: Same Size Nand2 Cir




Figure 9.12: Same Size Nand2 Waveform




Figure 9.13: Same Size Nand2 Cir




Figure 9.14: Same Size Nand2 Waveform




Figure 9.15: Same Size Nand2 Cir




Figure 9.16: Same Size Nand2 Waveform

10. RESULT

Static CMOS NAND gates with 2 to 8 inputs were designed and simulated using same sizing and progressive sizing in 180 nm CMOS technology, and their propagation delays were compared to evaluate the effect of transistor sizing on switching speed.