










vin_u24ev057



vin_u24ev057



vi

v1:0

v2=1.8

tr=50p

gnd



inverter1

vout_u24ev057



vout_u24ev057

v0

vdc=1.8

gnd





I0

vdd_u24ev057

gnd_u24ev057

gnd



Run: "lvs_rc"



Run: "lvs_rc" from
/home/u24ev057/VD_lab/lab2/layout

Schematic and Layout Match.
You currently have an open run (project).

Do you want to close current project and view the results of new run?

Summary of LVS Issues

Extraction Information:



0 cells have 0 mal-formed device problems
0 cells have 0 label short problems
0 cells have 0 label open problems

Comparison Information:

0 cells have 0 Net mismatches
0 cells have 0 Device mismatches
0 cells have 0 Pin mismatches
0 cells have 0 Parameter mismatches


ELW Information:

Total DRC violations: 0

Yes

No

Help




Quantus Run

The Quantus run "lab2_layout_rc" completed successfully
The output is in :

Library: lab2_inveter_layout_rc
Cell: inverter
View: av_extracted



Close



Transient Response

Thu Aug 20 13:46:18

Name



DC Response

Thu Aug 20 13:46:18

Name

