

Figure 1: schematic




Figure 2: layout




Figure 3: drc




Figure 4: Ivs




Figure 5: quantus_run




Figure 6: symbol




Figure 7: tets bench




Figure 8: dc pre layout




Figure 9: dc post layout




Figure 10: dc pre layout vs post layout




Figure 11: tran pre layout




Figure 12: tran post layout




Figure 13: tran pre layout vs post layout

