1. AIM

To determine the I-V (voltage-current) characteristics of MOSFET (I_D vs. V_{DS}) using Keithley 4200A-SCS Parameter Analyzer.

2. APPARATUS / TOOLS REQUIRED

The following equipment and tools are required for the measurement:

• Keithley 4200A-SCS Parameter Analyzer: Core instrument with at least three Source-Measure Units (SMUs) for multi-terminal characterization.

• Probing Station / Test Fixture: Used for holding and contacting the device under test (DUT).

• Clarius+ Software: Keithley's measurement and analysis interface running on the connected system.

• NMOS Transistor (DUT): Device under test mounted on the test fixture.

• Low-Noise Triaxial / Coaxial Cables: Shielded interconnect cables to minimize noise during low-current measurements.

3. THEORY

Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET):

A MOSFET is a four-terminal semiconductor device consisting of Gate, Drain, Source, and Body (Bulk) terminals. The drain current (I_D) is modulated by the gate-to-source voltage (V_{GS}) across the gate dielectric. In standard NMOS characterization, the body terminal is tied to the source and held at ground potential.

Output Characteristics (I_D vs. V_{DS}):

The output characteristics describe the relationship between drain current (I_D) and drain-to-source voltage (V_{DS}) for different fixed gate-to-source bias voltages (V_{GS}).

When $V_{GS} < V_{th}$ (threshold voltage), the device is in the cut-off region and conduction current is negligible. When V_{GS} exceeds V_{th}, an inversion layer channel forms between source and drain.

The MOSFET operates across three distinct regimes:

1. Cut-off Region: $V_{GS} < V_{th}$; the channel is unformed, and drain current $I_D \sim 0$.

2. Linear (Triode) Region: At small V_{DS} ($V_{DS} < V_{GS} - V_{th}$), the inversion channel behaves as a voltage-controlled resistor where I_D increases linearly with V_{DS}.

3. Saturation Region: When $V_{DS} >= V_{GS} - V_{th}$, channel pinch-off occurs at the drain end, causing I_D to saturate and remain essentially constant with further increases in V_{DS}.

4. PROCEDURE

1. Power on the Keithley 4200A-SCS Parameter Analyzer and the connected computer interface.

2. Connect the analyzer via USB, LAN, or GPIB interface, and launch the Clarius+ software.

3. Verify that the hardware configuration detects all SMU modules properly.

4. Connect the SMU probes or triaxial cables to the MOSFET test fixture with correct terminal polarity (Gate, Drain, Source, Body).

5. In the Clarius+ library, select the standard FET I-V (vds-id) project template.

6. Assign SMU1 to Drain, SMU2 to Gate, and SMU3 / Ground to Source and Body.

7. Configure the drain voltage sweep: Set V_{DS} start, stop, and step values with appropriate current compliance limits.

8. Configure the gate voltage step list: Set stepping values of V_{GS} (e.g., 1 V to 4 V in 0.5 V or 1 V increments).

9. Execute the measurement scan and monitor the real-time I_D vs. V_{DS} curve acquisition.

10. Export the measured data points and save the generated characteristic family of curves.

11. Safely stop the test, discharge the device, disconnect test leads, and power down the equipment.

Note: Current compliance limits must be set appropriately before initiating sweeps to prevent thermal destruction of the DUT.

6. OBSERVATION & CONCLUSION

Observations:

1. At small drain-to-source voltages (V_{DS}), the drain current (I_D) increases linearly, corresponding to the ohmic/linear regime.

2. Beyond the pinch-off point ($V_{DS} = V_{GS} - V_{th}$), the drain current levels off into saturation, demonstrating high output impedance.

3. Increasing the gate bias (V_{GS}) increases the channel carrier density, progressively shifting the saturation current upward.

4. A clean family of output characteristic curves was successfully recorded across all specified V_{GS} steps.

Conclusion:

The voltage-current (I_D vs. V_{DS}) output characteristics of an NMOS transistor were successfully measured and analyzed using the Keithley 4200A-SCS Parameter Analyzer. The linear, saturation, and cut-off operational regions were clearly demonstrated, confirming theoretical field-effect transistor operation.

1. AIM

To study the Raman spectroscopy characterisation of a silicon (Si) wafer sample and determine its characteristic Raman shift.

2. APPARATUS / TOOLS REQUIRED

The following equipment and tools are required for the experiment:

• Pro Raman-L Spectrometer System (Enwave Optronics): High-sensitivity portable Raman spectrometer with integrated laser source.

• Pro Raman Software: System control and spectral acquisition software interface.

• Silicon (Si) Wafer: Crystalline silicon test substrate.

• Fiber-Optic Probe & Sample Stage: For laser excitation delivery and scattered light collection.

3. THEORY

Raman Spectroscopy Principle:

Raman spectroscopy is a non-destructive spectroscopic technique that probes the vibrational and rotational modes of molecules and crystal lattices. When monochromatic laser radiation impinges on a sample, light scatters elastically and inelastically.

The elastic component (Rayleigh scattering) occurs at the identical frequency as the incident laser light. The small inelastic fraction (Raman scattering) undergoes energy exchange with the lattice phonons, producing shifted frequencies.

Raman Shift Calculation:

The Raman shift ($\Delta\bar{\nu}$) measures the frequency displacement between incident and scattered light, conventionally reported in wavenumbers (cm^{-1}):

$$\Delta\bar{\nu} = \frac{1}{\lambda_0} - \frac{1}{\lambda_s}$$

where λ_0 is the excitation laser wavelength, and λ_s is the scattered light wavelength.

Characteristic Silicon Peak:

Single-crystal silicon exhibits cubic diamond symmetry ($Fd\bar{3}m$ space group). At the Brillouin zone center (Γ-point), the first-order triply degenerate optical phonon mode produces a sharp, distinctive Raman peak at approximately 520 cm^{-1}. Deviation, broadening, or shifting of this peak indicates lattice stress, strain, or amorphous transition.

4. PROCEDURE

1. Turn on the main AC power supply for the Pro Raman-L spectroscopy setup.

2. Turn the laser key switch to activate the excitation laser source.

3. Adjust the laser power output knob to the recommended operational setting.

4. Power on the computer and launch the Pro Raman spectroscopy software.

5. Monitor the detector temperature display in the software status bar until it stabilizes below 60 °C.

6. Secure the clean crystalline silicon wafer on the sample stage beneath the optical probe.

7. Select 'Single Scan' to acquire an initial spectrum.

8. Under the 'Configure' menu, select 'Auto Baseline' to perform background subtraction and noise compensation.

9. Enable 'Continuous Scan' mode to dynamically observe the spectral response.

10. Optimize probe height and optical focus using the manual z-axis micrometer until the peak intensity reaches maximum counts without detector saturation.

11. Stop continuous scanning, and use the 'Peak Detector' tool to identify and record the centroid wavenumber.

12. Save the final calibrated Raman spectrum in .txt and .bmp formats for analysis.

13. Close the software, rotate the laser key switch to OFF, and switch off the master power supply.

6. OBSERVATION & CONCLUSION

Observations:

1. The measured Raman spectrum of the silicon wafer displayed a sharp, well-defined single peak with high signal-to-noise ratio.

2. The peak detector identified the primary resonance at 520.4 cm^{-1}, demonstrating high spectral calibration accuracy.

3. The absence of broad secondary bands confirms high crystal quality and negligible amorphization in the wafer.

Conclusion:

Raman spectroscopy characterization of a crystalline silicon sample was successfully conducted using the Pro Raman-L system. The first-order optical phonon vibration was unambiguously identified at ~520 cm^{-1}, successfully determining the characteristic Raman shift of crystalline silicon.

1. AIM

To simulate and study the Replacement Gate (Gate-Last) CMOS fabrication process and virtual metrology using Coventor SEMulator3D. To evaluate aluminium diffusion profiles, investigate the sensitivity of gate critical dimension (CD) to gate etch parameters, characterize void formation failure modes under etch ratio variations, and assess device functionality under lithography bias and overlay misalignment.

2. TOOL USED

Coventor SEMulator3D (V2_ReplacementGate.zam, RMG_metrology.vanalysis)

3. THEORY

Replacement Metal Gate (RMG) Process Architecture:

The Replacement Gate (RMG) process, commonly referred to as the Gate-Last scheme, is an advanced CMOS integration approach introduced at sub-45 nm nodes to overcome fundamental limitations of traditional Gate-First polysilicon flows. In Gate-Last integration, a sacrificial (dummy) polysilicon gate is fabricated first to define the channel geometry and withstand high-temperature source/drain implant activation anneals. Subsequently, dielectric planarization is performed, the dummy gate is selectively etched away, and high-k dielectric and replacement metal gate stacks (e.g., TiN, Al, W) are deposited into the narrow cavity at lower thermal budgets.

Refractory Dummy Gate & Aluminium Thermal Diffusion:

Polysilicon is refractory and prevents gate material migration during the heavy source/drain thermal budget. In contrast, low-resistance gate metals such as aluminium (Al) are vulnerable to rapid interstitial diffusion into the channel at elevated temperatures. Excessive metallic contamination in the active channel degrades carrier mobility, increases junction leakage, and shifts threshold voltage. A dummy anneal step models the cumulative thermal budget, and the device fails if aluminium contamination exceeds 10^{12} cm^{-3} in the active region.

Virtual Metrology and Gate Critical Dimension (CD):

Virtual metrology utilizes algorithmic 3D surface tracking to extract critical geometric dimensions across arbitrary cross-sections. Gate Critical Dimension (CD) represents the physical gate length (L_g) and is acutely sensitive to lithography bias, etch depth, and chemical etch selectivity (ratios) between silicon, silicon dioxide (SiO2), and silicon nitride (Si3N4).

Void Formation Mechanism:

Depositing conformal high-k dielectrics and multi-layer metal liners into extreme aspect-ratio trenches poses severe step-coverage challenges. If etch parameters cause the trench opening to narrow or if lateral oxide undercut creates re-entrant profiles, metal accumulates at the trench neck, pinching off the cavity before complete bottom-up fill is achieved, producing an enclosed void.

4. FABRICATION RECIPE (PROCESS EDITOR STEPS)

Table 4: Fabrication Recipe (Process Editor Steps)

Step	Action	Step Name	Material(s)	Depth (nm)	Mask
1	Wafer Setup	Wafer Setup	Crystalline Silicon	100	-
2	Track Void	Enable Void Tracking	-	-	-
3.1	Conformal Deposit	Gate oxide deposition	SiO2 (Thermal)	5	-
3.2	Conformal Deposit	Gate polysilicon deposition	Amorphous Silicon	40	-
3.3	Smooth Planarize	SiARC Deposition	Si3N4	20	-
3.4	Planarizing Deposit	Dummy gate resist coating	Organics / Resist	50	-
3.5	Expose Material	Expose resist for gate	Organics / Resist	0	Gate pattern
3.6	Multi Etch	Multi Etch (Regular)	Nitrides / Oxides / Silicon	70	-
3.7	Remove Materials	Remove organics	Organics / Resist	-	-
4.1	Conformal Deposit	Conformal deposition	Si3N4	5	-
4.2	Planarizing Deposit	Source drain patterning	Organics / Resist	30	-
4.3	Expose Material	Expose resist for source drain	Organics / Resist	0	Source Drain
4.4	Enhanced Basic Etch	Basic Etch	Nitrides / Organics	30	-
4.5	Implant	Implant	N-Type / P-Type	-	-
4.6	Remove Materials	Remove resist	Organics / Resist	-	-
4.7	Planarizing Deposit	Conformal deposition	SiO2 (HDP)	5	-
4.8	Polish	Stopping CMP	-	-	-
5	Enhanced Basic Etch	Dummy gate cap etch	Si3N4	20	-
6	Enhanced Basic Etch	Dummy gate silicon etch	Silicon / Oxides	50	-
7	Conformal Deposit	Gate high-k deposition	HfOx	2	-
8	Visibility Deposit	Aluminium deposition	Aluminium	2	-
9	Visibility Deposit	TiN deposition	TiN	2	-
10	Planarizing Deposit	Filling gate metal	W	5	-
11	Polish	Stopping CMP	-	-	-

Step	Action	Step Name	Material(s)	Depth (nm)	Mask
12	Diffusion	Dummy Anneal	Aluminium / Other materials	-	-

6. QUESTION 1: ALUMINIUM DIFFUSION ANALYSIS

Question 1(a): Aluminium Concentration Profile After Dummy Annealing

Problem Statement: The polysilicon dummy gate is refractory and does not diffuse. Aluminium diffusion occurs during subsequent high-temperature thermal cycles. A dummy anneal was incorporated at the end of the process to represent the combined effect of all anneals. Plot the metal diffusion in the structures after the dummy anneal. What is the Al concentration in the active region? Use the 'Aluminium Profile Export' analysis result to compute the average concentration in the active region. Is the device working?

Experimental Methodology & Results:

The aluminium diffusion concentration field was analyzed along two distinct cross-sectional paths through the device:

1. Sloped Path (Simultaneous coordinate change along X and Z axes across the gate dielectric-silicon channel interface):

• Minimum Concentration = 0 cm^{-3}

• Maximum Concentration = 18,782.6 cm^{-3}

• Average Concentration = 2,074.97 cm^{-3}

2. Horizontal Path (Uniaxial variation along the X coordinate directly beneath the gate in the active channel):

• Minimum Concentration = 2.15016 x 10^{5} cm^{-3}

• Maximum Concentration = 1.38574 x 10^{7} cm^{-3}

• Average Concentration = 8.29102 x 10^{6} cm^{-3}

Evaluation of Device Operation:

The maximum permissible aluminium contamination threshold specified for reliable transistor operation is:

$C_limit = 10^{12}$ cm^{-3}

Comparing the extracted values to the limit:

• Sloped path average: 2,074.97 cm^{-3} << 10^{12} cm^{-3} (margin > 8 orders of magnitude)

• Horizontal path average: 8.29102 x 10^{6} cm^{-3} << 10^{12} cm^{-3} (margin > 5 orders of magnitude)

Both average concentration values across the active channel region are substantially below the 10^{12} cm^{-3} failure limit. Therefore, the device satisfies the contamination criterion and is fully working.

8. QUESTION 2: METROLOGY OF REPLACEMENT GATE PROCESS

(a) Key Process Parameters Affecting the Replacement Gate Process:

The RMG process is most strongly influenced by five critical fabrication parameters:

1. Lithography Bias: Directly defines the dummy gate trench width. Any deviation in exposure sizing shifts the final physical gate length (Gate CD).

2. Gate Etch Parameters: Etch depth, etch duration, and chemical selectivity (etch ratios between SiO2, Si3N4, and Si) control sidewall slope, cavity taper, and bottom CD.

3. Metal Deposition Parameters: Film thickness, aspect-ratio coverage, and deposition conformality for high-k (HfOx), TiN, Al, and W fill dictate cavity filling integrity and void avoidance.

4. Overlay Alignment: Lateral mask registration accuracy between gate patterning and source/drain diffusion regions prevents asymmetric overlap capacitances and punch-through.

5. Annealing Conditions: Temperature, dwell time, and ambient environment govern dopant activation versus harmful metallic inter-diffusion.

(b) Virtual Metrology: Gate CD vs. Gate Etch Parameters:

Using the SEMulator3D virtual metrology module (RMG_metrology.vanalysis), the quantitative sensitivity of Gate Critical Dimension (CD) to gate etch depth and etch selectivity ratios was characterized:

• Gate CD vs. Etch Depth: As gate etch depth increases, Gate CD exhibits a monotonic decrease:

- Etch Depth = 60 nm -> Gate CD = 19.15 nm

- Etch Depth = 70 nm -> Gate CD = 13.56 nm

- Etch Depth = 80 nm -> Gate CD = 11.43 nm

• Gate CD vs. Etch Ratios: Chemical etch selectivity ratios for SiO2 and Nitride dramatically modulate sidewall profile and lateral trimming.

(c) Two Examples to Decrease Gate CD:

Based on the virtual metrology response curves, two distinct methods can be employed to achieve smaller Gate CD:

1. Increase Gate Etch Depth: Deepening the vertical etch from 60 nm to 80 nm removes additional gate profile material, decreasing Gate CD from 19.15 nm to 11.43 nm (a 40.3% reduction).

2. Increase Nitride Etch Ratio: Increasing the nitride etch ratio from 0.75 to 2.0 provides greater lateral clearance of nitride spacers, reducing Gate CD from 16.92 nm to 6.51 nm (a 61.5% reduction).

10. QUESTION 2 (CONTINUED): LITHOGRAPHY BIAS, VOIDING & OVERLAY

(d) Effect of 5 nm Lithography Bias on Device Operation:

A 5 nm lithography bias was applied at the gate lithography step, and the RMG flow was executed. Extracted aluminium diffusion concentrations along both calibration paths are:

• Sloped Line: Minimum = 0 cm^{-3}, Maximum = 9.72999 x 10^{-5} cm^{-3}, Average = 8.17491 x 10^{-6} cm^{-3}

• Horizontal Line: Minimum = 7.61023 x 10^{-5} cm^{-3}, Maximum = 1.74253 cm^{-3}, Average = 0.307131 cm^{-3}

Result: Both average concentrations remain negligible and substantially below C_limit = 10^{12} cm^{-3}. The device remains fully functional.

(e) Failure Mode Analysis: Void Formation Under Etch / Deposition Ratio Mismatch:

Returning to the baseline recipe and altering the SiO2 etch ratio from 0.5 to 2.0 causes excessive lateral undercut in the oxide liner, forming an overhanging cavity profile. During subsequent tungsten (W) metal deposition, metal builds up preferentially near the top constriction. Pinch-off occurs before the lower volume fills, creating an enclosed void defect inside the replacement gate.

(f) Void Metrology Analysis:

Using the SEMulator3D 'Void metrology' feature, the physical dimensions of the trapped cavity void were extracted:

• Length of Void: 24.5 nm

• Maximum Width of Void: 4.6 nm

• Cross-Sectional Area of Void: 54.6 nm^2

(g) Effect of Source_Drain2 Mask & 10 nm X-Overlay Alignment Error:

The source/drain lithography mask was replaced with 'Source_Drain2', and an intentional 10 nm overlay error in the X-direction was introduced at gate lithography. The resulting aluminium profiles:

• Sloped Line: Minimum = 0 cm^{-3}, Maximum = 18,782.6 cm^{-3}, Average = 2,074.97 cm^{-3}

• Horizontal Line: Minimum = 2.15016 x 10^5 cm^{-3}, Maximum = 1.38574 x 10^7 cm^{-3}, Average = 8.29102 x 10^6 cm^{-3}

Result: Active region aluminium concentration remains far below C_limit = 10^{12} cm^{-3}, confirming the transistor withstands 10 nm lateral overlay error without electrical compromise.

14. OBSERVATIONS & CONCLUSION

Observations:

1. In the baseline Replacement Metal Gate (RMG) flow, average aluminium diffusion in the active channel is 2,074.97 cm^{-3} (sloped path) and 8.29102 x 10^{6} cm^{-3} (horizontal path), well below the 10^{12} cm^{-3} contamination threshold.

2. Virtual metrology reveals that Gate CD scales inversely with gate etch depth (60 nm -> 19.15 nm; 80 nm -> 11.43 nm) and nitride etch ratio (0.75 -> 16.92 nm; 2.0 -> 6.51 nm).

3. Increasing the SiO2 etch ratio from 0.5 to 2.0 induces premature neck pinch-off during tungsten metallization, trapping a void of length 24.5 nm, width 4.6 nm, and area 54.6 nm^{2}.

4. The RMG flow exhibits robust design margin: neither a 5 nm lithography bias nor a 10 nm X-direction overlay error drives channel aluminium contamination above the 10^{12} cm^{-3} threshold.

Conclusion:

The Replacement Gate (Gate-Last) process flow and virtual metrology were comprehensively investigated using Coventor SEMulator3D. The thermal isolation provided by the sacrificial polysilicon dummy gate ensures minimal metal inter-diffusion into the active region during source/drain thermal anneals. Process sensitivity analysis demonstrated precise control levers for Gate CD scaling, while void metrology highlighted the strict aspect-ratio and etch selectivity constraints required for defect-free gate filling. The device structure demonstrated high structural and thermal integrity across all tolerance variations.