

**DEPARTMENT OF ELECTRONIC AND TELECOMMUNICATION
ENGINEERING**

UNIVERSITY OF MORATUWA

In20-S5-EN3021 - Digital System Design



RISC-V Pipelined Processor

Arukoda A.M.O.	200051J
Himeka S.H.D.	200222K
Wijethunga W.L.N.K.	200733D

Contents

Abstract	3
Five stage pipeline design	3
Datapath	4
Intermediate Registers	4
Hazards	5
Data Forwarding	6
Stall Controller	6
Branch Predictor	7
Implementation	7
Netlist Viewer	7
Simulation	8
Pipeline Registers	8
Data Forwarding Unit	9
Resource Utilization Report	11
Codes for physical implementation on FPGA	13
Task Allocation	15

We have implemented the five main stages of risc-v pipelined processor in this, which are memory access, write back, instruction fetch, decode, and execution. Each stage is responsible for a specific part of instruction processing. This design processes one instruction at a time and executes multiple instructions simultaneously.

IF	ID	EX	MEM	WB					
	IF	ID	EX	MEM	WB				
		IF	ID	EX	MEM	WB			
			IF	ID	EX	MEM	WB		
				IF	ID	EX	MEM	WB	

1. Instruction Fetch (IF):

- ## 2. Instruction Decode (ID):

- ### 3. Execute (EX):

- #### 4. Memory Access (MEM):


- Accesses data memory through the data cache, performing load and write operations.
- A stall request is forwarded if memory conditions are not met, preventing inaccurate instruction execution.
- Outputs are directed to the MEM/WB register for the Write Back stage.

3

- Final stage where outputs from instruction execution are written back to the register files.





Throughout these stages, the pipeline is carefully managed to ensure accurate and efficient instruction processing, with each stage contributing to the seamless flow of data through the processor.

Datapath



Intermediate Registers

Registers such as IF/ID, ID/EX, EX/MEM, and MEM/WB transfer data between different stages of the pipeline. These intermediary registers organize and synchronize the flow of data between pipeline stages, effectively minimizing data hazards and ensuring a consistent progression of information throughout the processor.



Hazards


The pipeline architecture faces three types of dependencies, introducing potential hazards: structural, control, and data. Structural hazards arise due to resource conflicts within the pipeline, where the same hardware is accessed concurrently from different places in a clock cycle. This structural hazard poses risks of unpredictable outcomes if both stages access the same memory address concurrently. To mitigate this, the memory is divided into Instruction Memory (IMEM) and Data Memory (DMEM), addressing potential hazards by preventing simultaneous access.

Control dependencies, or branch hazards, stem from branch instructions. When fetching a branch instruction, the processor cannot determine it is a branch until after the DC stage and cannot ascertain

whether the branch is taken until the EX stage. Consequently, the fetch unit must retrieve an instruction every cycle, leading to instances where incorrect instructions are fetched and potentially executed, introducing hazards.

Within a pipelined architecture, three types of data hazards—Read-After-Write (RAW), Write-After-Read (WAR), and Write-After-Write (WAW)—can pose challenges

Data Forwarding



Data Forwarding is implemented to minimize the occurrence of stalls and enhance the efficiency of the processor by addressing data hazards. Although a stall controller can ensure accurate functionality, it significantly impacts performance. The control of data forwarding is managed within the instruction decode stage. The data forwarding mechanism involves forwarding register write data from both the Arithmetic Logic Unit (ALU) and memory at appropriate times. Two specific conditions are considered for data forwarding:

1. Read after Write (ALU):

- Triggered when there is a read operation, the ALU is writing, and the register address matches.

2. Read after Write (Memory):


- Activated when there is a read operation, memory is writing, and the register address matches.

Stall Controller

The stall controller manages stall conditions in intermediate registers between stages, preventing the propagation of inaccurate data. Its primary responsibility is generating a 6-bit output value based on incoming stall requests. When specific stages issue stall requests, the stall controller activates the

corresponding bits in the output value. In the event of a stall request at a particular stage, the stall controller ensures that all preceding registers between that stage and the initial one are halted. By synchronizing the flow of information between stages, the stall controller is needed for averting data hazards and guaranteeing that each pipeline stage works with precise and consistent data.

Branch Predictor



The branch_predictor module determines the control signal 'addermuxselect' based on the specified branch operation ('funct3') and the comparison of two input data values ('readData1' and 'b').


For the BEQ (Branch if Equal) operation with 'funct3' equal to 3'b000, the logic dictates that if 'readData1' is equal to 'b', then 'addermuxselect' is set to 1; otherwise, it is set to 0.

Similarly, for the BLT (Branch if Less Than) operation with 'funct3' equal to 3'b100, the module specifies that if 'readData1' is less than 'b', then 'addermuxselect' is set to 1; otherwise, it is set to 0.

For the BGT (Branch if Greater Than) operation with 'funct3' equal to 3'b101, the logic dictates that if 'readData1' is greater than 'b', then 'addermuxselect' is set to 1; otherwise, it is set to 0.

Implementation

Netlist Viewer






Simulation

Pipeline Registers

Following instructions were simulated to implement the functionality of pipeline registers.

```
logic [INS_W - 1:0] Inst_memory [70:0];

assign Inst_memory[0]  = 32'h00007033; //      and r0,r0,r0          ALURes
assign Inst_memory[0]  = 32'h00100093; //      addi r1,r0, 1          ALUResu
assign Inst_memory[4]  = 32'h00300113; //addi x2, x0, 3
assign Inst_memory[8]  = 32'h00700193; //addi x3, x0, 7
assign Inst_memory[12] = 32'h00900213; //addi x4, x0, 9
assign Inst_memory[16] = 32'h00900293; //addi x5, x0, 9
assign Inst_memory[20] = 32'h001101b3; //add x3, x2, x1  4 in reg3
assign Inst_memory[24] = 32'h004121a3; //sv x4, 3(x2) store 9 in mem 6
assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1  4 in reg3
assign Inst_memory[32] = 32'h001101b3; //add x3, x2, x1  4 in reg3
assign Inst_memory[36] = 32'h001101b3; //add x3, x2, x1  4 in reg3
assign Inst_memory[40] = 32'h00312403; //lv x8 3(x2) load 9 to reg 8
```




Data Forwarding Unit




This is the instruction set we used to implement the data forwarding unit.

```
//assign Inst_memory[0] = 32'h00007033; // and r0,r0,r0 ALUResult = h0 = 0
assign Inst_memory[4] = 32'h00100093; // addi r1,r0, 1 ALUResult = h1 = r1
assign Inst_memory[8] = 32'h00300113; //addi x2, x0, 3
assign Inst_memory[12] = 32'h00700193; //addi x3, x0, 7
assign Inst_memory[16] = 32'h00900213; //addi x4, x0, 9
assign Inst_memory[20] = 32'h00900293; //addi x5, x0, 9
assign Inst_memory[24] = 32'h001101b3; //add x3, x2, x1 4 in reg3
// assign Inst_memory[28] = 32'h004121a3; //sw x4, 3(x2) store 9 in mem 6
// assign Inst_memory[32] = 32'h001101b3; //add x3, x2, x1 4 in reg3
// assign Inst_memory[36] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[28] = 32'h00312403; //lw x8 3(x2) load 9 to reg 8
assign Inst_memory[32] = 32'h40308133; //sub x2, x1 ,x3 //-5 in reg2
assign Inst_memory[36] = 32'h00510633; //add x12 ,x2,x5 //4 in reg12 12
assign Inst_memory[40] = 32'h00220733; //add x14, x4,x2 // 4 in reg14
assign Inst_memory[44] = 32'h00210733; //add x14, x2,x2 //-10in reg14
assign Inst_memory[48] = 32'h06312223; //sw x3 ,100(x2) //6 in mem 95

// assign Inst_memory[0] =32'b00000000_00010_00000_000_00001_0010011; //addi x1, x0, 2
// assign Inst_memory[4] =32'b00000000_00001_00000_000_00010_0010011; //addi x2, x0, 1
```

Following simulation results were obtained.





Resource Utilization Report

```

+-----+
; Analysis & Synthesis Resource Usage Summary ;
+-----+-----+
; Resource ; Usage ;
+-----+-----+
; Estimated Total logic elements ; 40,734 ;
; ; ;
; Total combinational functions ; 23934 ;
; Logic element usage by number of LUT inputs ; ;
; -- 4 input functions ; 23377 ;
; -- 3 input functions ; 302 ;
; -- <=2 input functions ; 255 ;
; ; ;
; Logic elements by mode ; ;
; -- normal mode ; 23867 ;
; -- arithmetic mode ; 67 ;
; ; ;
; Total registers ; 17157 ;
; -- Dedicated logic registers ; 17157 ;
; -- I/O registers ; 0 ;
; ; ;
; I/O pins ; 80 ;
; ; ;
; Embedded Multiplier 9-bit elements ; 0 ;
; ; ;
; Maximum fan-out node ; clk~input ;
; Maximum fan-out ; 17157 ;
; Total fan-out ; 146393 ;
; Average fan-out ; 3.55 ;
+-----+

```

A	B	C	D	E	F	G	H	I	J	K	L
Component	Combinational	Dedicated Memory	B	DSP Elements	DSP 9x9	DSP 18x18	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
a	13302 (13 16797 (0))	0	0	0	0	0	21	0	try	try	work
Clock (43 (43) 29 (29))	0	0	0	0	0	0	0	0	try Clock_divider:cd	Clock_divider	work
Datapath (13232 (0) 16768 (0))	0	0	0	0	0	0	0	0	try Datapath:dp	Datapath	work
ALUnit (1144 (523 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu	ALUnitHW	work
lpm (621 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0	lpm_mult	work
m (621 (289) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core	multcore	work
272 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder	mpar_add	work
32 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
32 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
32 (32) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
28 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
28 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
28 (28) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
24 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
24 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
24 (24) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
20 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
20 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
20 (20) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
16 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
16 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
16 (16) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
12 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
12 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
12 (12) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
8 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
8 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
8 (8) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work
4 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_lpm_add_sub	lpm_add_sub	work
4 (0) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_addcore	addcore	work
4 (4) 0 (0))	0	0	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:paddder lpm_add_sub:a_csbuffer	csbuffer	work

Codes for physical implementation on FPGA

```
module try(
    input logic clk, reset,
    input logic [4:0] swval,
    input logic [8:0] extmemaddress,
    output logic [6:0] HEX4,
    output logic [6:0] HEX5,

    output logic [6:0] HEX1,
    output logic [6:0] HEX2

);

logic [31:0] rdval, extmemdata;

logic [7:0] bcdrd;
logic [7:0] bcddata;

Datapath dp (
    .clk(clk),
    .reset(reset),
    .swval(swval),
    .extmemaddress(extmemaddress),
    .rdval(rdval),
    .extmemdata(extmemdata)
);

Clock_divider cd(
    .clock_in(clk),
    .clock_out(clk1)
);

Binary_to_BCD uut (
    .bin(rdval),
    .bcd(bcdrd)
);

Binary_to_BCD uut1 (
    .bin(extmemdata),
    .bcd(bcddata)
);

hexdigit H4 (bcdrd[3:0], HEX4);
hexdigit H5 (bcdrd[7:4], HEX5);

hexdigit H1 (bcddata[3:0], HEX1);
hexdigit H2 (bcddata[7:4], HEX2);

endmodule
```

```

module Binary_to_BCD(
    input logic [31:0] bin,
    output logic [7:0] bcd

);

integer i;

always @(bin) begin
    bcd=0;
    for (i=0;i<32;i=i+1) begin
        if (bcd[3:0] >= 5) bcd[3:0] = bcd[3:0] + 3;
        if (bcd[7:4] >= 5) bcd[7:4] = bcd[7:4] + 3;
        bcd = {bcd[6:0],bin[31-i]};
    end
end
endmodule

```

//Iterate once for each bit in input number
//If any BCD digit is >= 5, add three
//Shift one bit, and shift in the proper bit from input

```

module hexdigit(
    input logic [3:0] in,
    output reg [6:0] out

);

always @*
begin
    out= 7'b1111111;

    case(in)

        4'h0: begin
            out = 7'b1000000;
        end

        4'h1:begin
            out = 7'b1111001;
        end

        4'h2: begin
            out = 7'b0100100;
        end

        4'h3: begin
            out = 7'b0110000;
        end

        4'h4: begin
            out = 7'b0011001;
        end

        4'h5: begin
            out = 7'b0010010;
        end

    end
end

```

Task Allocation

Himeka H.S.D.	Pipeline (EX/MEM, MEM/WB) Data forwarding
Wijethunga W.L.N.K.	Branch prediction
Arukgodā A.M.O.	Pipeline (IF/ID, ID/EX)