# DEPARTMENT OF ELECTRONIC AND TELECOMMUNICATION ENGINEERING

## **UNIVERSITY OF MORATUWA**

In20-S5-EN3021 - Digital System Design



## **RISC-V Pipelined Processor**

Arukgoda A.M.O.	200051J
Himeka S.H.D.	200222K
Wijethunga W.L.N.K.	200733D


## Contents

Abstract	3
Five stage pipeline design	3
Datapath	4
Intermediate Registers	4
Hazards	5
Data Forwarding	6
Stall Controller	6
Branch Predictor	7
Implementation	7
Netlist Viewer	7
Simulation	8
Pipeline Registers	8
Data Forwarding Unit	9
Resource Utilization Report.	11
Codes for physical implementation on FPGA	13
Task Allocation	15

#### **Abstract**

We have implemented the five main stages of risc-v pipelined processor in this, which are memory access, write back, instruction fetch, decode, and execution. Each stage is responsible for a specific part of instruction processing. This design processes one instruction at a time and executes multiple instructions simultaneously.

## Five stage pipeline design



The processor operates through five key stages in its instruction execution pipeline.

#### 1. Instruction Fetch (IF):

- Responsible for updating the Program Counter (PC) and fetching instructions.
- PC holds the address of the next instruction.
- A stall request is sent if correct instruction fetching is pending to avoid processing incorrect instructions.
- Outputs are directed to the IF/ID register for the next stage.

#### 2. Instruction Decode (ID):

- Decodes RISC-V instructions, performs branch prediction, and accesses the register file.
- Manages potential stalls in the pipeline by forwarding stall requests if data dependencies exist.
- Outputs are forwarded to the ID/EX register for the Execute stage.

#### 3. Execute (EX):

- Executes Arithmetic Logic Unit (ALU) operations, involving mathematical and logical operations.
- Requires nine inputs, including the result from the previous stage.
- Outputs are directed to the EX/MEM register for the Memory Access stage.

#### 4. Memory Access (MEM):


- Accesses data memory through the data cache, performing load and write operations.
- A stall request is forwarded if memory conditions are not met, preventing inaccurate instruction execution.
- Outputs are directed to the MEM/WB register for the Write Back stage.

#### 5. Write Back (WB):

• Final stage where outputs from instruction execution are written back to the register files.


Throughout these stages, the pipeline is carefully managed to ensure accurate and efficient instruction processing, with each stage contributing to the seamless flow of data through the processor.


## Datapath





## **Intermediate Registers**

Registers such as IF/ID, ID/EX, EX/MEM, and MEM/WB transfer data between different stages of the pipeline. These intermediary registers organize and synchronize the flow of data between pipeline stages, effectively minimizing data hazards and ensuring a consistent progression of information throughout the processor.









#### Hazards


The pipeline architecture faces three types of dependencies, introducing potential hazards: structural, control, and data. Structural hazards arise due to resource conflicts within the pipeline, where the same hardware is accessed concurrently from different places in a clock cycle. This structural hazard poses risks of unpredictable outcomes if both stages access the same memory address concurrently. To mitigate this, the memory is divided into Instruction Memory (IMEM) and Data Memory (DMEM), addressing potential hazards by preventing simultaneous access.

Control dependencies, or branch hazards, stem from branch instructions. When fetching a branch instruction, the processor cannot determine it is a branch until after the DC stage and cannot ascertain

whether the branch is taken until the EX stage. Consequently, the fetch unit must retrieve an instruction every cycle, leading to instances where incorrect instructions are fetched and potentially executed, introducing hazards.

Within a pipelined architecture, three types of data hazards—Read-After-Write (RAW), Write-After-Read (WAR), and Write-After-Write (WAW)—can pose challenges

## **Data Forwarding**



Data Forwarding is implemented to minimize the occurrence of stalls and enhance the efficiency of the processor by addressing data hazards. Although a stall controller can ensure accurate functionality, it significantly impacts performance. The control of data forwarding is managed within the instruction decode stage. The data forwarding mechanism involves forwarding register write data from both the Arithmetic Logic Unit (ALU) and memory at appropriate times. Two specific conditions are considered for data forwarding:


- 1. Read after Write (ALU):
  - Triggered when there is a read operation, the ALU is writing, and the register address matches.
- 2. Read after Write (Memory):
  - Activated when there is a read operation, memory is writing, and the register address matches.

#### Stall Controller

The stall controller manages stall conditions in intermediate registers between stages, preventing the propagation of inaccurate data. Its primary responsibility is generating a 6-bit output value based on incoming stall requests. When specific stages issue stall requests, the stall controller activates the

corresponding bits in the output value. In the event of a stall request at a particular stage, the stall controller ensures that all preceding registers between that stage and the initial one are halted. By synchronizing the flow of information between stages, the stall controller is needed for averting data hazards and guaranteeing that each pipeline stage works with precise and consistent data.

#### **Branch Predictor**



The branch\_predictor module determines the control signal `addermuxselect` based on the specified branch operation (`funct3`) and the comparison of two input data values (`readData1` and `b`).


For the BEQ (Branch if Equal) operation with `funct3` equal to 3'b000, the logic dictates that if `readData1` is equal to `b`, then `addermuxselect` is set to 1; otherwise, it is set to 0.

Similarly, for the BLT (Branch if Less Than) operation with 'funct3' equal to 3'b100, the module specifies that if 'readData1' is less than 'b', then 'addermuxselect' is set to 1; otherwise, it is set to 0.

For the BGT (Branch if Greater Than) operation with 'funct3' equal to 3'b101, the logic dictates that if 'readData1' is greater than 'b', then 'addermuxselect' is set to 1; otherwise, it is set to 0.

## Implementation

#### Netlist Viewer




#### Simulation


## **Pipeline Registers**


Following instructions were simulated to implement the functionality of pipeline registers.

```
logic [INS_W - 1:0] Inst_memory [70:0];

assign Inst_memory[0] = 32'h00007033;// and r0,r0,r0 ALURes
assign Inst_memory[0] = 32'h0010093;// addi r1,r0, 1 ALUResu
assign Inst_memory[4] = 32'h00300113; //addi x2, x0, 3
assign Inst_memory[8] = 32'h00700193; //addi x3, x0, 7
assign Inst_memory[12] = 32'h00900213; //addi x4, x0, 9
assign Inst_memory[16] = 32'h00900293; //addi x5, x0, 9
assign Inst_memory[20] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[32] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[36] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[40] = 32'h001101b3; //add x3, x2, x1 4 in reg3
assign Inst_memory[40] = 32'h00312403; //lv x8 3(x2) load 9 to reg 8
```









## **Data Forwarding Unit**

This is the instruction set we used to implement the data forwarding unit.

```
//assign Inst_memory[0] = 32'h0010093;// addi r1,r0,r0 ALUResult = h0 = 1 assign Inst_memory[0] = 32'h0010093;// addi r1,r0,r0 ALUResult = h1 = r1 assign Inst_memory[4] = 32'h00300113; //addi x2, x0, 3 assign Inst_memory[12] = 32'h00700193; //addi x3, x0, 7 assign Inst_memory[12] = 32'h00900213; //addi x4, x0, 9 assign Inst_memory[20] = 32'h00900213; //addi x5, x0, 9 assign Inst_memory[20] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[24] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[32] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[28] = 32'h001101b3; //add x3, x2, x1 4 in reg3 assign Inst_memory[28] = 32'h00510633; //add x3, x2, x1 4 in reg2 assign Inst_memory[40] = 32'h00510633; //add x12, x2, x5 //4 in reg12 12 assign Inst_memory[40] = 32'h00220733; //add x14, x2, x2 // -10in reg14 assign Inst_memory[48] = 32'h00210733; //add x14, x2, x2 // -10in reg14 assign Inst_memory[48] = 32'h0031033 //add x14, x2, x2 // -10in reg14 assign Inst_memory[48] = 32'h003102233; //sw x3, 100(x2) //6 in mem 95
```

Following simulation results were obtained.





## Resource Utilization Report

```
; Analysis & Synthesis Resource Usage Summary
; Estimated Total logic elements
                                              ; 40,734
                                              ; 23934
; Total combinational functions
 Logic element usage by number of LUT inputs;
                              ; 23377
; 302
; 255
     -- 4 input functions
-- 3 input functions
     -- <=2 input functions
                                             ;
; 23867
 Logic elements by mode
     -- arithmetic mode
     -- Dedicated logic registers ; 17157
-- I/O registers ; 27157
 Total registers
; I/O pins
; Embedded Multiplier 9-bit elements
                                              ; clk~input ;
; Maximum fan-out node
; Maximum fan-out
; Total fan-out
; Average fan-out
```

м	U		U	L	-	0 11	-		ı	N.	L
Comp			Memory B	OSP Eleme DSP		DSP 18x18 Pins	Virtual P		Full Hierarchy Name	Entity Name	Library Nan
а		3 16797 (0)	0	0	0	0	21		[try	try	work
Clo	ock_(43 (43)	29 (29)	0	0	0	0	0		try Clock_divider:cd	Clock_divider	work
Da	tapa 13232 (0	) 16768 (0)	0	0	0	0	0	C	try Datapath:dp	Datapath	work
1/	ALUn 1144 (52	3 0 (0)	0	0	0	0	0	C	try Datapath:dp ALUnitHW:alu	ALUnitHW	work
	lpm 621 (0)	0 (0)	0	0	0	0	0		try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0	lpm_mult	work
	m 621 (289	0 (0)	0	0	0	0	0	C	try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core	multcore	work
	272 (0)	0 (0)	0	0	0	0	0	C	try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder	mpar_add	work
	32 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	32 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	32 (32)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a_csnbuffer	work
	28 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	28 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	28 (28)	0 (0)	0	0	0	0	0	C	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder lpm_add_sub:	a_csnbuffer	work
	24 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	24 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	24 (24)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a_csnbuffer	work
	20 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	20 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	20 (20)	0 (0)	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder lpm_add_sub:	a_csnbuffer	work
	16 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	16 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	16 (16)	0 (0)	0	0	0	0	0	C	[try]Datapath:dp[ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a_csnbuffer	work
	12 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	12 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	12 (12)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a_csnbuffer	work
	8 (0)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	lpm_add_sub	work
	8 (0)	0 (0)	0	0	0	0	0	0	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	addcore	work
	8 (8)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a_csnbuffer	work
	4 (0)	0 (0)	0	0	0	0	0	C	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder lpm_add_sub:	lpm_add_sub	work
	4 (0)	0 (0)	0	0	0	0	0	0	try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder lpm_add_sub:	addcore	work
	4 (4)	0 (0)	0	0	0	0	0	C	[try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder Ipm_add_sub:	a csnbuffer	work

4 (4)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder lpm_add_sub:ea_csnbuffer	work
128 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_mpar_add	work
30 (0)	0 (0)		0 0	0	0	0	0  try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub   Ipm_add_sub	work
30 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
30 (30)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu Ipm mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
22 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu  pm mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub  pm_add_sub	work
22 (0)	0 (0)		0 0		0	0	0 try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
22 (22)	0 (0)		0 0		0	0	0   try   Datapath:dp   ALUnitHW:alu   Ipm   mult:Mult0   multcore:mult   core   mpar   add:padder   mpar   add:sub   a   csnbuffer	work
14 (0)	0 (0)		0 0	-	0	0	0   try Datapath:dp ALUnitHW:alu lpm mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub   lpm add sub	work
			0 0		0	0		
14 (0)	0 (0)					0	0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
14 (14)	0 (0)		0 0		0		0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
6 (0)	0 (0)		0 0		0	0	0  try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_Ipm_add_sub	work
6 (0)	0 (0)		0 0		0	0	0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
6 (6)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
56 (0)	0 (0)		0 0		0	0	0   ltry Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_mpar_add	work
26 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_lpm_add_sub	work
26 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
26 (26)	0 (0)		0 0	0	0	0	0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
10 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub	work
10 (0)	0 (0)		0 0		0	0	0   try  Datapath:dp   ALUnitHW:alu   lpm_mult:Mult0   multcore:mult_core   mpar_add:padder   mpar_add:sub_addcore	work
10 (10)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu Ipm mult:Mult0 multcore:mult core mpar add:padder mpar add:sub a csnbuffer	work
20 (0)	0 (0)		0 0		0	0	0   try   Datapath:dp   ALUnitHW:alu   Ipm   mult:Mult0   multcore:mult   core   mpar   add:padder   mpar   add:sub   mpar   add	work
18 (0)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu lpm mult:Mult0 multcore:mult core mpar add:padder mpar add:sub lpm add sub	work
18 (0)			0 0		0	0	0   try Datapath:dp ALUnitHW:alu lpm mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub addcore	
	0 (0)				0	0		work
18 (0)	0 (0)						0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
18 (18)	0 (0)		0 0		0	0	0   try   Datapath:dp   ALUnitHW:alu   lpm_mult:Mult0   multcore:mult_core   mpar_add:padder   mpar_add:sub_a_csnbuffer	work
2 (0)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_mpar_add	work
2 (0)	0 (0)		0 0		0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_lpm_add_sub	work
2 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
2 (0)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
2 (2)	0 (0)		0 0	0	0	0	0   try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
Teu (eu)	U (U)		0 0		0	0	0 Itoul Datanath:dol Al UnitHW-alullom_mult:Mult0 Imultcore:mult_core Imul_boothc:booth_encmul_boothc	work
	6 (0)	0 (0)	0	0	0	0	0   try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
	6 (26)	0 (0)	0	0	0	0	0   try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
	0 (0)	0 (0)	0	0	0	0	0  try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_lpm_add_sub	work
	0 (0)	0 (0)	0	0	0	0	0  try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_addcore	work
	0 (10)	0 (0)	0	0	0	0	0  try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub_a_csnbuffer	work
	0 (0)	0 (0)	0					
				0	0	0	0  try Datapath:dp ALUnitHW:alu Ipm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub mpar_add	work
	8 (0)	0 (0)	0	0	0	0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub	work
1	8 (0) 8 (0)	0 (0)		0	0	0	0 0 try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub 0 0 try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub addcore	
			0	0	0	0 0 0	0   try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub	work
1	8 (0)	0 (0)	0	0	0	0	0 0 try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub  0 0 try Datapath:dp ALUnitHW:alu lpm_mult:Mult0 multcore:mult_core mpar_add:padder mpar_add:sub addcore	work work
1	8 (0) 8 (0)	0 (0)	0 0 0	0 0 0 0	0 0 0	0 0 0	0 0   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   pm_add_sub   o   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   o   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   o   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:sub   addcore   o   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:sub   addcore   o   try  Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:sub   pm_add:sub   o   try    o	work work work
1 1 2	8 (0) 8 (0) 8 (18)	0 (0) 0 (0) 0 (0)	0 0 0	0 0 0 0 0	0 0 0	0 0 0 0 0	0 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   Description   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   Description   Descrip	work work work work
1 1 2 2	8 (0) 8 (0) 8 (18) (0)	0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 try Datapath:dp ALUnitHW:alu lpm_mult:MultO multcore:mult_core mpar_add:padder mpar_add:sub lpm_add_sub 0 try Datapath:dp ALUnitHW:alu lpm_mult:MultO multcore:mult_core mpar_add:padder mpar_add:sub addcore 0 try Datapath:dp ALUnitHW:alu lpm_mult:MultO multcore:mult_core mpar_add:padder mpar_add:sub addcore 0 try Datapath:dp ALUnitHW:alu lpm_mult:MultO multcore:mult_core mpar_add:sub ac_schbuffer 0 try Datapath:dp ALUnitHW:alu lpm_mult:MultO multcore:mult_core mpar_add:sub ac_schbuffer	work work work work work
1 1 2 2 2	8 (0) 8 (0) 8 (18) (0)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   Description   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_addcore   Description   Descripti	work work work work work work
1 1 2 2 2 2 2	8 (0) 8 (0) 8 (18) (0) (0) (0)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:Mult0  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:Mult0  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:Mult0  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:Mult0  multcore:mult_core   mpar_add:padder   mpar_add:sub_ mpar_add:sub_ mpar_add:sub_mp	work work work work work work work work
1 1 2 2 2 2 2 2	8 (0) 8 (0) 8 (18) (0) (0) (0) (0)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   Delta   Ity   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub   accorder   Delta	work work work work work work work work
1 1 2 2 2 2 2 2 2 2 6	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) 0 (60)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   adcore   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   sub   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   adcore   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addcore   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   a_csnbuffer   0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   0   try  Datapath:dp   ALUnitHW:alu   multcore:mult_core   mpar_add:padder   mpar_add:sub   0   try  Datapath:d	work work work work work work work work
1 1 2 2 2 2 2 2 2 16	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) (0 (60) 1 (11)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  Ipm_add_sub 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  acsnbuffer 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  accore   mpar_add:padder   mpar_add:sub_  addore   mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  accore   mpar_add:padder   mpar_add:sub_  addore   mult:MultO  multcore:mult_core   mpar_add:sub_  addore   mult:MultO  multcore:mult_core   mpar_add:sub_  addore   mult:MultO  multcore:mult_core   mpar_add:sub_  addore   mult:MultO  multcore:mult_core   mpar_add:sub_  addore   mult:MultO  mult:MultO  multcore:mult_core   mpar_add:sub_  addore   mult:MultO  mult:MultO	work work work work work work work work
1. 2 2 2 2 2 2 2 6 6 Branc 1   Datar 1	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (1:	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  pm_add_sub 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addcore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  a_csnbuffer 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addcore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addcore 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  accondition   try  Datapath:dp   Datamemory:Dm   Datame	work work work work work work work work
1. 2 2 2 2 2 2 2 6 6 Branc 1 Datar 1 Deco 1	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (0) (1) (1) (2) (0) (2) (0) (1) (1) (1) (1) (1) (1) (2) (3) (4) (5) (6) (7) (7) (8) (9) (9) (1) (9) (1) (1) (1) (1) (1) (2) (3) (4) (5) (6) (7) (7) (7) (7) (8) (9) (9) (9) (9) (1) (9) (1) (1) (1) (1) (1) (1) (1) (1	0 (0) 0 (0) 16384 (16	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  pm_add_sub   on   try   Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore   on   try   Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore   on   try   Datapath:dp   ALUnitHW-alu   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_	work work work work work work work work
1. 2 2 2 2 2 2 6 6 Branc 1 Data 1 Deco 1 Instru 4	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (1: (1) 2 (42)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  Ipm_add_sub   Ipm_add_sub   Itry  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore   Itry  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore   Itry  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mp	work work work work work work work work
1. 2 2 2 2 2 2 6 6 Branc1 Datar 1 Deco 1 Instru 4 Micro 2	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (1: (1) 2 (42) 6 (26)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ pm_add_sub  0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add:sub_  0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add:sub_  0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  padd_sub_  0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   Ity  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcore 0   Ity  Datapath:dp   BarnchSel:bs   mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  par_add:sub_  par	work work work work work work work work
1. 2 2 2 2 2 2 2 2 6 6 Branc 1 Detor 1 Detor 1 Instruct 4 Micro 2   Mux2 3	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (11 (1) 2 (42) 6 (26) 3 (33)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW:alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_    pm_add_sub_  0   try   Datapath:dp   ALUnitHW:alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore   0   try   Datapath:dp   ALUnitHW:alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addore   0   try   Datapath:dp   ALUnitHW:alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add:sub_    mpar_add:sub_  mpar_add:su	work work work work work work work work
1 1 2 2 2 2 2 2 2 2 2 1 6 Branc 1 Data 1 Deco 1 Instruct Microscott Microscot	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (1: (1) 2 (42) 6 (26) 3 (33) 1 (31)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  Ipm_add_sub_  0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoree 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  adcoree 0   try  Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_add:	work work work work work work work work
1 1 2 2 2 2 2 2 2 2 16 18 ranc 1 1 10 peco 1 1 1 Instr. 4 1 1 Micro 2 1 Mux23 1 Mux23 1 Mux23 1 Mux27 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (1: (1) 2 (42) 6 (26) 3 (33) 1 (31) 4 (74)	0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub_   on_add_sub_   on_	work work work work work work work work
1 1 2 2 2 2 2 2 2 2 2 [66   Branc1   Data 1   Deco 1   Instru 4   Micrc 2   Mux23   Mux27   RegFi 3   RegFi 3	8 (0) 8 (0) 8 (18) (0) 8 (18) (0) (0) (0) (0) (0) (1) (1) (1) (2) (2) (1) (1) (2) (4) (4) (5) (6) (6) (7) (7) (8) (8) (9) (9) (9) (9) (9) (9) (10) (10) (10) (10) (10) (10) (10) (10	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 352 (352)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  Ipm_add_sub_  0   try   Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoree 0   try   Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  addoree 0   try   Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_  mpar_	work work work work work work work work
1 1 2 2 2 2 2 2 2 2 6 6 1 Brant 1 Detai 1 Detai 1 Detai 2 1 Micro 2 1 Mux 3 1 Mux 3 1 Mux 3 1 Reg Fi 3 1 adde 3 1 adde 3	8 (0) 8 (0) 8 (18) (0) 8 (18) (0) (0) (0) (0) (0) (1) (1) (1) (1) (1) (2) (42) (6) (6) (3) (3) (3) (3) (4) (74) (1) (4) (6) (6) (7) (7) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   Iry  Datapath:dp   ALUnitHW-alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub_   o	work work work work work work work work
1 1 2 2 2 2 2 2 2 1 6 8 Brant 1 Deton 1 Instruct 4 Micro 2 Mux23 Mux23 Mux27 RegF3 added 3 added 6 3 added	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (2) 0 (60) 1 (11) 1450 (11) (1) 2 (42) 6 (26) 3 (33) 1 (31) 4 (74) 1 (6) 1 (6) 1 (6) 0 (30) 4 (64)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addoore   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addoore   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addoore   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ mpar_add     try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   mpar_add     try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   mpar_ad	work work work work work work work work
1 1 2 2 2 2 2 2 1 6 Branc 1 Detar 1 1 Deco 1 Instruct 4 Microz 2 Mux23 Mux27 RegFi 3 adde 6 insm_1 adde 6 insm_1 2 2 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (2) (2) (1) 1450 (1: (1) 2 (42) 6 (26) 3 (33) 1 (31) 4 (74) 16 (316) 0 (30) 4 (64) 0 (10)	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   Ipm_add_sub   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addore   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addore   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add:sub   mpar_add:sub   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add:su	work work work work work work work work
1 1 2 2 2 2 2 2 16 Branc1 Detai 1 Deto 1 Instru 4 Micrc 2 Mux 2 3 Mux 2 3 Mux 3 adde 6 imm_1 perce 0	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (0) (0) (0	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW-alu     pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub_   try   Datapath:dp   ALUnitHW-alu   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addore   try   Datapath:dp   ALUnitHW-alu   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_ addore   try   Datapath:dp   ALUnitHW-alu   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add_sub_   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add:sub_   pm_mult:MultO  multcore:mult_core   mpar_add:padder   mpar_add:sub_   pm_add:sub_   pm_add:sub	work work work work work work work work
1 1 2 2 2 2 2 2 1 6 Branc 1 Detar 1 1 Deco 1 Instruct 4 Microz 2 Mux23 Mux27 RegFi 3 adde 6 insm_1 adde 6 insm_1 2 2 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	8 (0) 8 (0) 8 (18) (0) (0) (0) (0) (0) (0) (0) (0	0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 16384 (16 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0   try   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   Ipm_add_sub   Ipm_add_sub   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addore   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   addore   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add:sub   mpar_add:sub   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add   Itry   Datapath:dp   ALUnitHW:alu   Ipm_mult:MultO   multcore:mult_core   mpar_add:padder   mpar_add:sub   mpar_add:su	work work work work work work work work

## Codes for physical implementation on FPGA

```
module try(
    input logic clk, reset,
    input logic [4:0] swval,
         input logic [8:0] extmemaddress,
    output logic [6:0] HEX4,
    output logic [6:0] HEX5,
         output logic [6:0] HEX1,
    output logic [6:0] HEX2
);
logic [31:0] rdval, extmemdata;
logic [7:0] bcdrd;
logic [7:0] bcddata;
Datapath dp (
    .clk(clk1),
    .reset(reset),
    .swval(swval),
         .extmemaddress(extmemaddress),
    .rdval(rdval),
         .extmemdata(extmemdata)
);
Clock_divider cd(
        .clock_in(clk),
        .clock_out(clk1)
);
Binary_to_BCD uut (
    .bin(rdval),
    .bcd(bcdrd)
 );
```

```
Binary_to_BCD uut (
    .bin(rdval),
    .bcd(bcdrd)
);
Binary_to_BCD uut1 (
    .bin(extmemdata),
    .bcd(bcddata)
);

hexdigit H4 (bcdrd[3:0], HEX4);
hexdigit H5 (bcdrd[7:4], HEX5);

hexdigit H1 (bcddata[3:0], HEX1);
hexdigit H2 (bcddata[7:4], HEX2);
```

```
module Binary_to_BCD(
    input logic [31:0] bin,
    output logic [7:0] bcd

);

integer i;

always @(bin) begin
    bcd=0;
    for (i=0;i<32;i=i+1) begin
        if (bcd[3:0] >= 5) bcd[3:0] = bcd[3:0] + 3;
        if (bcd[7:4] >= 5) bcd[7:4] = bcd[7:4] + 3;
        bcd = {bcd[6:0],bin[31-i]};
    end
end
end
end
endmodule
//Iterate once for each bit in input number
//If any BCD digit is >= 5, add three
//Shift one bit, and shift in the proper bit from input
end
end
endmodule
```

```
module hexdigit(
        input logic [3:0] in,
        output reg [6:0] out
);
always @*
begin
        out= 7'b1111111;
        case(in)
                4'h0: begin
                out = 7'b1000000;
                end
                4'h1:begin
                out = 7'b1111001;
                end
                4'h2: begin
                out = 7'b0100100;
                end
                4'h3: begin
                out = 7'b0110000;
                end
                4'h4: begin
                out = 7'b0011001;
                end
                4'h5: begin
                out = 7'b0010010;
                end
```

## Task Allocation

Himeka H.S.D.	Pipeline ( EX/MEM, MEM/WB)
	Data forwarding
Wijethunga W.L.N.K.	Branch prediction
Arukgoda A.M.O.	Pipeline (IF/ID, ID/EX)