



DI-OSVISE

Verification of Instruction Set Extensions Made Easy

Tobias Wölfel

Hochschule München

2026-05-06

Funded by



Motivation


- ▶ RISC-V drives domain-specific instruction set extensions
- ▶ Instruction generators increase demand for verification

- ▶ Fast evaluation: generators, simulation
- ▶ Investigation of nonfunctional properties: performance, power
- ▶ Verification of new functionalities


Open **S**ource **V**erification of Instruction **S**et **E**xtensions

- ▶ New instruction set descriptions
- ▶ Built on existing ecosystem
- ▶ Extending verification capabilities
- ▶ Extend open-source tools


Improving Instruction Set Extension Flow



Improving Instruction Set Extension Flow




Tools and Project Partners



Verification Based on Open-Source Ecosystem

- ▶ **Objective:** Generate verification statements based on the instruction extension specification
- ▶ **Flow:** CoreDSL specification → SystemVerilog Assertions




- ▶ **Reuse** of existing infrastructure: CoreDSL specification, CIRCT compiler
- ▶ Focus on new conversion pass to **extract** verification statements from behavior
- ▶ Open-source ecosystem facilitates complex flow and enables advanced automatic verification statements

Benefiting from Evolving Open-Source EDA


Leverage existing open-source ecosystem for complex and **novel** design flows.

- ▶ **Chosys:** Start with a Hardware Description Language (Chisel) and output a netlist.
 - ▶ No Verilog needed
 - ▶ Enables transportation of additional information
 - ▶ Focus on new dialects and passes
- ▶ Verification based on Linear Temporal Logic for extended SystemVerilog Assertions support


Extending existing ecosystem enables further advancements, allows for faster research and more capable tools.



Impact Open-Source Development



Impact Open-Source Development




OSVISE Upcoming Conference Participation

Save the date for the leading open-source silicon conference

- ▶ **ORConf 2026**
 - ▶ September 11 to 13
 - ▶ Ghent, Belgium
- ▶ Meet the community
- ▶ Free to attend!
- ▶ Co-located with FPL






Visit our poster

DI-OSVISE

Thank you!



di-osvise.github.io

Funded by

Supported by the German Federal Ministry of Research, Technology and Space in the project "DI-OSVISE" (grant: 16ME0953K).



Federal Ministry
of Research, Technology
and Space