


The OSVISE project focuses on closing the gaps in the open-source EDA ecosystem when working on Instruction Set Extensions. Central to this tool stacks are: **CIRCT, Yosys, Verilator, ETISS, CoreDSL.**



- Verilator: randomization and constraint handling
- Equivalent verification results for example extension between commercial tools and Verilator
- Successful RISC-V CPU firmware simulation using extended Verilator

```

graph LR
    CoreDSL[CoreDSL] --> Schedule[Schedule (HLS Flow)]
    Schedule --> ISAX_Gen[ISAX Generator]
    CorePerfDSL[CorePerfDSL] --> ISAX_Gen
    ISAX_Gen --> CorePerfDSL_ISAX[CorePerfDSL ISAX]
    CorePerfDSL_ISAX --> ETISS[ETISS PerfSim]
  
```

Status:

- Specification completed
- Prototype implemented

Status:

- Specification completed
- Prototype implemented

The diagram illustrates the CIRCT ecosystem, showing the flow of data and code between various tools and components. The components are organized into three main regions: CIRCT (top), Core (middle), and Yosys (bottom).

- CIRCT Region:** Contains **CoreDSL** and **SystemVerilog** at the top. **CoreDSL** flows into **Treenail**, which then flows into **Shortnail**. **SystemVerilog** flows into **Slang**. **Shortnail** and **Slang** both flow into **Moore**. **Moore** flows into **Verif**. **Shortnail** also flows into **LTL**. **LTL** flows into **RTLIL**. **RTLIL** flows into **PIR**. **PIR** flows into **Verif**. **Verif** flows into **Verilator**.
- Core Region:** Contains **Comb**, **HW**, and **Seq**, which are part of the **Core** component.
- Yosys Region:** Contains **Property IR**, which flows into **Verilator**.

The flow of data and code is as follows:

- CoreDSL** → **Treenail** → **Shortnail**
- SystemVerilog** → **Slang**
- Shortnail** → **Moore** → **Verif**
- Slang** → **Moore** → **Verif**
- Shortnail** → **LTL** → **RTLIL** → **PIR** → **Verif**
- Moore** → **Verif**
- Verif** → **Verilator**
- RTLIL** → **Property IR** → **Verilator**

- **Status:**
- Prototype for CoreDSL to SVA conversion
- CIRCT to Yosys via RTLIL demonstrated
- Yosys Property IR defined

```

graph TD
    BE[Benchmark Executable] --> GTF
    subgraph GTF [Ground-Truth Flow]
        GLS[GL-Sim]
        SynPP[Syn PP]
    end
    BE --> ETISS
    subgraph ETISS [ETISS]
        PEP[Performance EstimatorPlugin +Energy-Estimate]
    end
    GTF --> P1[Performance & Energy Values]
    ETISS --> P2[Performance & Energy Values]
    P1 -- "~100 k execution time speed-up" --> P2
  
```

```
graph TD; Design[Design] --> Simulation[Simulation]; Testbench[Testbench] --> Simulation; Simulation --> VCD((VCD)); VCD --> Analysis[Analysis]; Analysis --> Trace((Trace)); Trace --> TVLA[TVLA Report]; Trace --> CPA[CPA Results]; InputTestPatterns([Input Test Patterns]) --> Testbench; InputTestPatterns -.-> Verify[Verify]; Verify -.-> CPA; subgraph SCA_WAL_Framework [SCA-WAL Framework]; VCD; Analysis; Trace; end;
```

- Demonstration for RISC-V dotprod ISAX
- CorePerfDSL Generator for ISAX
- Power estimation and modeling methods survey
- Open-source analytical power estimation model for RTL and gate-level