

Bit :- Digit of binary number or code.

Nibble :- Group of 4 bits / 4 bit binary code.

Byte :- Group of 8 bits is called a byte.

Word size :- 16-bit binary no. or code.

Double word size :- 32 bit binary no. or code.

Multiple word size :- More than 32 bit binary no. or code.

Data :- Quantity operated by the instructions of a program.

Address :- Identification number of the memory location.

8085 µP has 16 bits for address for memory.

Memory word size :-

The memory word is the size of binary information that can be stored on a memory block/location.

8-bit data lines (8085 µP)

Microprocessor :-

Semiconductor device that can be programmed which fetches the instructions and data, decodes

and executes the instructions.

It is used as a CPU in computers. The basic functional blocks of MP are

- ALU
- Array of registers
- CU

The size of MP is identified by size of ALU.

Bus (group of conducting lines)


- Control signals → control bus
- Data → Data bus
- Address → Address bus

CPU Bus

Group of conducting lines that are directly connected to CPU / MP. Signals are multiplexed.

↳ more than 1 signals are passed at different times.

Functional Building Blocks of 8085 CPU



- * IP → Instruction pointer.
- * PC → Program counter (16-bit)
- Flag → Various states of result are stored as status bits.
- Type of Flags

① sign (S) → MSB = 1 - ve
= 0 + ve

② zero (Z) → Z = 1 (result = 0)
= 0 (result ≠ 0)

③ CY → Carry flag (MSB se carry)

④ AC → Auxiliary carry flag (lower nibble se carry)

⑤ Parity Flag (P) → odd no. of 1s = 0
even no. of 1s = 1

- # ALU is the computational unit of CPU which performs arithmetic and logical operations on binary data.
- # The various conditions of result are stored as status bit called flags in Flag register.
- # A register is an internal storage device and it is called internal memory.
- # These are used to store data temporarily.
- # For any CPU, there will be a set of instructions given by manufacturer.
For doing any useful work with CPU, we have to first write a program using these instructions and store them in a memory device external to the CPU.

$I_0 \text{ or } I_1 = 0$ $I_0 = 1$
 \swarrow \searrow memory
active low.

The IP generates the address of instructions to be fetched from the memory and sends it through the address bus to the memory.

The memory will send the instruction codes and data through the data bus. The instruction codes are decoded by the instruction decoding unit and it sends the information to the timing and control unit.

invented in
1976 $\xrightarrow{8085}$ 5V supply
8-bit


classmate

Date

Page

The CU will generate control signals for internal and external operations of the PU.

P085 Architecture :-



S	Z	X	AC	X	P	X	CY
---	---	---	----	---	---	---	----

(Flag register)



- * ALE → Address latch Enable.
→ used to get data or address by demultiplexing lower add.1 data, biffle.

8085 includes an ALU, a timing and CW instruction register, decoder ckt, register array, interrupt control and serial I/O controller.

The operations performed by ALU of 8085 are

- Addition
- Subtraction
- Increment/Decrement
- Logical AND, OR
- Exclusive OR
- Complement
- Compare
- Left/Right Shift.

The accumulator and temporary register are used to hold the data during ALU operations

After an operation the result is saved in the accumulator and flag register's flags are set or reset according to the result.

- # The accumulator and flag register are together called PSW (Program Status Word).
- # There are 5 flags in flag register:

① Sign Flag.

If the MSB is 1, then sign flag is 1.

If the MSB is 0, then it is 0.

② Zero Flag.

If the result = 0, then zero flag is 1 and result ≠ 0 then zero flag is 0.

③ Auxiliary Carry

If the lower nibble addition generates carry, then it is called auxiliary carry. (1).

④ Parity Flag.

If odd no. of 1s in result, $P=0$

even no. of 1s in result, $P=1$.

⑤ Carry Flag.


If the addition of 2 nos. generates the carry after adding MSB, then carry flag is 1.

% duty cycle

$\frac{T_{ON} + T_{OFF}}{T_{ON} + T_{OFF}}$

Date _____
Page _____

8085 μP Pin diagram/ assignments.




Random duty cycle $\xrightarrow{\text{Fif flip}}$ 50% (frequency-) duty cycle.

$$f_{\text{clk}} = \frac{f_{\text{crystal}}}{2}$$

- * Ready → It is used to tell whether other devices are ready to communicate or not.
e.g. Printer (slow devices).


$S_0 S_1 \rightarrow 00 \rightarrow$ Halt.
 $S_0 S_1 \rightarrow 11 \rightarrow$ Fetch.



	ID/M	RD	WR	S_1	S_0	→ output signal to p/p
MR	0	0	1	1	0	
MW	0	1	0	0	1	
IOR	1	0	1	1	0	
IOW	1	1	0	0	1	

Bypasses system bus and own bus.

DMA controller.
 (Direct Memory Access)



Status signals are defined for the p/p as


S_1 : input w.r.t. p/p

S_0 : out w.r.t. p/p.

$A_{15} \rightarrow$ ① → Address → stores in external latch (8-bit)
 (Address) ② → data

\downarrow demultiplex $AD_7 - AD_0$
 \downarrow Latch Enable (LE)

SID2 serial communication:
 SOD } (long communication).
 distance.



8085 μP Addressing Modes

Instruction -

→ op code
 → op end ← data
 → address.

Addressing Modes -

Manner in which an operand is given in an instruction.

① Immediate Addressing.

Data is directly given in the instruction.

MVI B, 25H (2 bytes)

1 byte 1 byte
 (8 bits) (8 bits)

Additional:

$$\begin{array}{r} 25H \\ + 3AH \\ \hline 515H = 5FH \end{array}$$

~~38H~~
~~+ 3AH~~
~~618H~~

$$\begin{array}{r} 38H \\ + 3AH \\ \hline 618H \end{array}$$

~~79H~~

load

e.g. LXI B, 2000H

register pair

{ BC
DE
HL }

(3 bytes)

② Register Addressing Mode

Data is given in a register.

MOV B, C ; 1 byte.

opcode []

$B \leftarrow C$

INR B ; 1 byte.

opcode []

$B \leftarrow B+1$

INX B ; 1 byte.

opcode []

$BC \leftarrow BC+1$

e.g. $A=0$
 $B=0$,
 $C=0$

MVI A, 00H

MVI B, 00H or.

MVI C, 00H

6 bytes] easy.

MVI A, 00H

MOV B, A

MOV C, A

memory efficient

4 bytes

or SVA A

MOV B, A

MOV C, A

most memory efficient.

3 bytes.

③ Direct Addressing Mode

Data is given in instruction.

Address

LDA 2000H :

opcode. (1 byte).

address (2 bytes)


[Load accumulator]

STA 2000H;


store
accumulator. (1 byte)

address (2 bytes)

(a) Ex:-

~~9 bytes~~

(b) Ex:-



11 bytes.

(4) Indirect Addressing Mode.

Address is given in register pair (BC, HL, DE)

~~LDAX B;~~
~~STAX B;~~

LDAX B; 1 byte [Extended mode]
STAX B; 1 byte.

* Most of the operations are performed using indirect addressing mode.

⑤ Implied Addressing Mode.

Operand is not at all specified in the instruction either directly or indirectly.

STC	Set carry flag
NOP	No operation
CMC	Complement carry flag
HLT	Halt.

Instruction set of 8085 μP :-

① Data Transfer Groups Instructions

This group deals with the transfer of data from one place to another place.

(a) MVI R, Data (8-bit) → 7 opcodes
 eg. MVI A, 32H; (2-bytes)

MVI A, ...
 MVI B, ...
 :
 :
 :

(b) LXI R_p, 16-bit data → 3 opcodes
 eg. LXI B, 2000H BC ← 20H
 DE ← 00H
 HL ← 00H

(c) MOV R_D, R_S → 8 opcodes
 eg. MOV A, B; A ← B
 25H (remain same)
 25H (remain same)

④ **MVI M, Data** [Memory location determined by HL register pair] → 1 op code
(2 bytes) eg.

MVI M, 25H ;

[HL] ←


25H

1 op code

⑤ **MOV R, M** (1 byte) → 5 op codes

eg.


MOV B, M.



⑥ **MOV M, R** (1 byte) → 5 op codes

eg.

MOV M, B



⑦ **LDA Address** (3 bytes) → 1 op code.

eg.

LDA 2000H

⑧ **STA Address** (3 bytes) → 1 op code.

eg.

STA 2000H

① **LDA X B ;** (1 byte) → 2 opcodes
 $A \leftarrow [BC]$

NOTE ⇒ **LDA X H ;** is not a valid instruction as it is same as **MOV A, M**

② **STA X B ;** (1 byte) → 2 opcodes
 $[BC] \leftarrow A$

③ **LHLD 2000H ;** (3 bytes) → 1 opcode.

$L \leftarrow [2000H]$
 $H \leftarrow [2001H]$

* loads HL register pair with the data on memory location 2000H.

④ **SHLD 3000H ;** (3 bytes) → 1 opcode.

$[3000H] \leftarrow L$
 $[3001H] \leftarrow H$

⑤ **PCHL ;**
 $PC \leftarrow HL$.

⑥ **XTHL ;**
exchange the top with HL;
 $SP \leftrightarrow HL$.

⑦ **SPHL ;**
 $SP \leftarrow HL$

⑧ **XCHG ;**
 $HL \leftrightarrow DE$.
 $H \leftrightarrow D$
 $L \leftrightarrow E$

(2)

Arithmetic Instruction Set

(a) ADD R; → 6 opcodes.

$$A \leftarrow A + B$$

CY may be affected.

(b) ADD M;

$$A \leftarrow A + [M]$$

CY may be affected.


(c) ADI 25H

$$A \leftarrow A + 25H$$

CY may be affected.

ex:

$$\begin{array}{r} FFH \\ + FFH \\ \hline 3030H \end{array}$$



$$CY = \text{[scratched]}.$$

$$Z = \text{[scratched]} \quad 0$$

$$S = \text{[scratched]} \quad 1$$

$$AC = 1$$

$$P = 0$$

(d) **SUB B;**

$$A \leftarrow A - B$$

0011 0001

1100 1111

1C01 1101

① 1010 1100

0101 0100

(54)

(e) **SUB M;**

$$A \leftarrow A - [M]$$

(f) **SUI 25H;**

$$A \leftarrow A - 25H$$

ex:

$$\begin{array}{r} ① \\ 23H \\ - 15H \\ \hline 0EH \end{array}$$

23H

0010 0011

15H

0001 0101

1's 1000 1010

2's 1000 1011

$$\begin{array}{r} 0010 0011 \\ + 1000 1011 \\ \hline ① 0000 1110 \end{array}$$

0EH

$$*\overline{Y}=1$$

$$P=1$$

$$S=0$$

$$AC=0$$

$$Z=0.$$

$$\begin{array}{l} 23H \rightarrow 0010 0011 \\ 15H \rightarrow 0001 0101 \xrightarrow{\text{2's}} 1110 1011 \end{array}$$

$$\begin{array}{r} 0010 0011 \\ 1110 1011 \\ \hline ① 0000 1110 \end{array}$$

~~$$\begin{array}{r} 1101 1101 \\ 1100 1011 \\ \hline ① 1000 1000 \\ 0011 0000 \end{array}$$~~

Ex: (a) $23H$ $P=0$ $AC=0$
 $+ 31H$ $S=0$ $CY=0$
 $54H$ $Z=0$

0101 0100

①

(b) $37H$ $P=1$ $CY=0$
 $+ 29H$ $S=0$ $AC=11110100$
 $60H$ $Z=0$

$$\begin{array}{r} 0011\ 0111 \\ + 0010\ 1001 \\ \hline 0110\ 0000 \end{array}$$

$60H$

(c) $-28H$ $S=1$ $Z=0$
 $-31H$ $P=1$ $AC=11$
 $-54H$ $CY=1$

$\rightarrow AC$

$$\begin{array}{r} 1101\ 1101 \\ + 1100\ 1111 \\ \hline 1010\ 1100 \end{array}$$

2's $1101\ 0100$
 ACH. $-54H$

Accumulator.

(g) ADC R;

$$A \leftarrow A + R + CY$$

Used to add 2 16 bit numbers.

(h) ADC M;

$$A \leftarrow A + [M] + CY$$

(i) ADC 25H
 $A \leftarrow A + 25H + CY$

(j) SBB M
 $A \leftarrow A - [M] - CY$

(k) SBI 25H
 $A \leftarrow A - 25H - CY$

(l) SBB R;
 $A \leftarrow A - R - CY$

(m) INR R;
 $R \leftarrow R + 1$ [Affects flags]

(n) INX Rp; $R_p \leftarrow R_p + 1$ [Not a part of ALU]
part of incremental and decremental ext.
[Does not affect any flag]

(o) INR M;
 $[M] \leftarrow [M] + 1$

(p) DCR R;

(q) DCX Rp;

(r) DCR M; $M \leftarrow M - 1$ $\rightarrow A$

(s) DAD D;

Double addition:

$HL \leftarrow HL + DE$

(i) DAD B;

$$HL \leftarrow HL + BC$$

(ii) DAD H;

$$HL \leftarrow HL + HL$$

(v) DAA;

Decimal Adjust After Addition.

Ex:

$$\begin{array}{r} 45H \\ + 45H \\ \hline 8AH \end{array}$$

\rightarrow Not valid BCD but valid Hex.

$$\begin{array}{r} 45H \\ + 06H \\ \hline 90H \end{array}$$

\rightarrow Now valid BCD.

Ex:

$$\begin{array}{r} 25H \\ + 25H \\ \hline 4AH \end{array}$$

Not valid BCD

$$\begin{array}{r} 25H \\ + 06H \\ \hline 31H \end{array}$$

Valid BCD

AC = 0

$$\begin{array}{r} 0010 \quad 0101 \\ 0010 \quad 0101 \\ \hline 0100 \end{array}$$

$$\begin{array}{r} 1010 \\ 0110 \\ \hline 0101 \end{array}$$

Ex:

$$\begin{array}{r} 60H \\ + 60H \\ \hline C0H \end{array}$$


Invalid BCD

$$\begin{array}{r} 60H \\ + 60H \\ \hline 120H \end{array}$$

CY \leftarrow 1 BCD

Q

Ex: $\begin{array}{r}
 99 H \\
 + 99 H \\
 \hline
 132 H \\
 + 66 H \\
 \hline
 198 H
 \end{array}$



③ Logical Instruction Set.

(a) ANA R;

$$A \leftarrow A \wedge R$$

(b) ANA M;

$$A \leftarrow A \wedge [M].$$

(c) ANI 25H;

$$A \leftarrow A \wedge 25H.$$

(d) ORA R;

$$A \leftarrow A \vee R$$

(e) ORA M;

$$A \leftarrow A \vee [M]$$

(f) ORI 25H;

$$A \leftarrow A \vee 25H.$$

(g) XRA R;

$$A \leftarrow A \oplus R$$

(h) $XRA M;$

$$A \leftarrow A \oplus [M]$$

(i) $XRI 25H$

$$A \leftarrow A \oplus 25H$$

Q2 Assume $A = 35H$.

1) Clear the lower nibble of A.

$$A = 35H = 0011; 0101 \quad \text{ANI OFH;}$$

$$\text{AND} \quad \underline{1111; 0000}$$

$$\text{Required} = 0011; 0000 \rightarrow 30H$$

Ans:

$$A = 35H = 0011; 0101 \quad XRI 05H;$$

$$\text{XOR} \quad \underline{0000; 0101}$$

$$\text{Required} = 0011; 0000 \rightarrow 30H$$

2) Clear the higher nibble of A.

ANI OFH

XRI 30H.

3) Set the lower nibble of A.


ORI OFH

XRI 0AH

4) Complement the lower nibble of A.

$$\begin{array}{r}
 \cancel{0011} \quad 0011 & 0101 & XRI OFH \\
 \cancel{0011} \quad 0000 & 1111 & \\
 \hline
 0011 & 1010 & 3AH
 \end{array}$$

(j) CMP R;

 $CY \geq [S \rightarrow \text{Not required}]$

$A \geq B$	0	0
$A = B$	0	1




$A < B$	1	0
---------	---	---

(k) CMP M;
[$A - [M]$]

(l) CPI 25H;

[$A - 25H$](m) STC \rightarrow Set the carry flag. $1 \leftarrow CY$ (n) CMC \rightarrow Complement carry flag. $\overline{CY} \leftarrow CY$.

(o) CMA;

 $\overline{A} \leftarrow A$ 

* Rotating Instruction.

(P) RLC

Rotate left carry

(Q) RRC


Rotate right carry

(R) RAL


Rotate Arithmetic Left.

(S) RAR

Rotate Arithmetic Right.



Q) Multiply by 2 :-




Call - Return address reg.

Jump - No return address. reg.

JUMP v/s CALL instruction

unconditional
conditional
(Based on flags)

return address
not required
stack not used.




$JZ \rightarrow$ jump if Z flag is 1.

$JC \rightarrow$ jump if C flag is 0.

① JMP address

e.g. JMP 2000H; through databus
3 bytes total



Labels can
be used to
specify address.

$PC \leftarrow 2000H (WZ)$

JC

JNC

JM

jump when sign bit = 1 (-ve numbers)

JP

sign bit = 0 (+ve numbers)

JPE

parity even. P=0

JPO

parity odd P=1

JZ

Z=1



JNZ

Z=0.

CONDITIONAL

Flags used:

(2)

CALL Address

PC address will be stored in stack

stack pointer SP
(top address of stack)

CC

CNC

JNC JCN

CP

CZ

CNZ

CPE
CPO**CONDITIONAL**

conditional

return

unconditional.

Unconditional call:


No flags are affected after the execution of jump and call instruction.

Conditional call:

A program sequence is transferred to the address specified by the operand.

Before the transfer the address of the next instruction is pushed on the stack.

(Stack is part of RAM)



[PC_H PC_L]

return address:

Software Interrupts:-

rcst RST_n → have same address

$$n = \{0, 1, 2, 3, \dots, 7\}$$

0x8	0000H
1x8	0008H
2x8	0010H
3x8	0018H

standard sub routines.

8 software + 5 hardware

$$= 13 + 0.5 8085 \mu\text{P} \text{ interrupts.}$$

Q) Result v/s CALL


1 byte

3 bytes

Stack, I/O and Machine Control

1) PUSH Rp e.g. PUSH B → push data in reg. pair BC onto stack.

[BC]
High word



SP ← SP - 1

[SP] ← B

SP ← SP - 1

[SP] ← C.

2) POP Rp e.g. POP B

C ← [SP]


SP ← SP + 1

B ← [SP]


SP ← SP + 1

I/O Related

IN address
OUT address



μP
accumulator.



IN 20H

Data from 20H → Accumulator.

OUT 60H

Accumulator → 60H.

[all I/O device have 8bit add.]

eg) IN 20H

ADD A (A ← A + A)

DUT 60H

→ Machine Control.

①

SIM

Set interrupt mask.

②

RIM

read

③

EI

Enable interrupt?

④

DI

Disable

⑤

NOP

No operation (if delay needed)

⑥

HLT

Halt.

(Q) Assume CY = 0.

MVI A, 07H

$$A = 0000\ 0111$$

RCL

$$A = 0000\ 1110$$

MOV B, A

$$B = A$$

RCL

$$A = 0001\ 1100$$

RCL

$$A = 0010\ 1000$$

ADD B

$$A = 01000110$$

RRCL

$$A = 0010\ 0011$$

S can't decide if no. is +ve or -ve (CY has to be checked)

if S=1 CP=1 then its -ve (if borrow needed then +ve if not needed then result)

if S=0 CY=0 then its +ve (if borrow needed then -ve if not needed then result)

(Q)

LXI H, 2000H

Memory content

$$2000H \rightarrow 00H$$

LDA 2002H

$$2002H \rightarrow A \rightarrow 01H$$

XRA M

$$2003H \rightarrow 02H$$

MOV E, A

$$2003H \rightarrow E \rightarrow 03H$$

MVI D, 20H

LDA X D

OUT 01H

HLT

$$A \leftarrow [DE]$$

SOP

H	L
20H	00H

$$A = 02H$$

$$\begin{array}{r} + \\ \hline 00H \end{array}$$

$$\hline A = 02H$$

$$E = 02H$$

$$D = 20H$$

$$A = 02H$$

Q
 Q) MVI A, Byte 1
 MOV B, A
 SUI 50H
 JC DEL
 MOV A, B
 SUI 80H
 JC DISP
 DEL: XRA A
 OUT Port 1
 HLT

Disp: MOV A, B
 OUT Port 2

What will display on Port 2?

SOLN

$A \leftarrow (\text{Byte 1} - 50H)$

$B \leftarrow \text{Byte 1}$ $N \geq 50H$ $CY=0$

$N \leq 50H$ $CY=1$
 $\text{Port 1} \leftarrow 00H$

$A \leftarrow (\text{Byte 1} - 80H)$

~~$N < 80H$~~ $\boxed{A \leftarrow \text{Byte 1}} \rightarrow \underline{\text{Port 2}}$ ~~$N \geq 80H$~~ ~~$\text{Port 2} \leftarrow 00H$~~

$B = 000$ (values of register)
 $C = 001$
 $D = 010$

$E = 011$
 $H = 100$

$L = 101$

$M = 110$

$A = 111$

S-TIN(1)

Hexcode: ADD → 10000
 MOV → 01

Hexcode for MOV A, M:

↓ ↓
 01 111 110

FEH.

Hexcode for ADD B:

↓ ↓
 10000000
 80H

Binary to Hex = 80000000

Hex to Binary = 10000000000000000000000000000000

Binary to Hex = 80000000000000000000000000000000

← 16 bits dup ←

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓


↓↓↓↓↓↓↓↓↓↓

↓↓↓↓↓↓↓↓↓↓

Unit-2.

Assembly Language Programming and Timing Diagram.

① T-state.



1 T-state = 1 clock period.

It is a time in which the μ P completes a ~~sub~~part of an instruction in a single clock cycle.

② Machine Cycle.

→ To complete the whole operation.


1 M/c cycle = 3 to 6 T-states.

→ 9 M/c cycles →

- (a) opcode fetch
- (b) memory read
- (c) " write } Imp.
- (d) I/O read
- (e) " write. }
- (f) Interrupt acknowledge
- (g) Halt.
- (h) Hold
- (i) Reset.

Timing Diagram.

CLK



\leftarrow
1 Machine cycle
(M_1)


 M_2

\leftarrow
1 Instruction cycle
(IIC_1)


multiple steps
→ bubbles

(# of steps)


multiple steps
→ bubbles




multiple steps
→ bubbles




multiple steps
→ bubbles




multiple steps
→ bubbles



- ③ Instruction cycle.
 → to complete whole instruction.
 execution
 of one.

ADDB;Opcode Fetch Cycle :-

4 T-States

Timing Diagram
in Index -

→ clock

→ High on order Address
A₁₅-A₈→ Multiplexed Address/
Data Bus AD₇-F

→ ALE


→ IO/M and SS₀→ Control sig RD
and WR

Places
add.
of
memory
operation

Get the Transfer
code from memory

$R_D=0$ $\bar{R_D}=0$

ALE = 1



Most of the 1 byte instructions ONLY have op-code fetch cycles.

Memory Read cycle :- [Timing Diagram]

