CSN-221





PROBLEM STATEMENT




The basic idea of this project was to implement a CPU that includes ALU, register files, control circuitry, instructions flow etc. on Logisim simulator. Rigorous benchmark evaluation on different instructions has to be performed while working on this project.




We designed a CPU using the ARM instruction set. Different components of the CPU such as ALU (Arithmetic and Logic unit), control unit, instruction memory, data memory were designed in the Logisim simulator. Also, benchmark evaluations were done regularly in the Logisim simulator itself by testing the processor on some custom instructions.

The following report describes the various Architectural implementations and the flow of instructions and data with all the diagrams being made by us as Drawings or Screenshots of our implementation to help describe the same.




THE NOVELTY OF WORK DONE

MAIN CIRCUIT






PROGRAM COUNTER AND INSTRUCTION MEMORY (ROM)



- CONTROLS FLOW OF PROGRAM
- > Uses a multiplexer to decide the Next Instruction


THE ROM HOLDS THE INSTRUCTIONS USED FOR BENCHMARK EVALUATIONS.






- CONSIST OF SEVERAL PORTS USED FOR ACCESSING THE REGISTERS.
- > WD3 BRINGS THE
 DATA TO BE WRITTEN
 IN THE REGISTER
 FILES.






EXTENDS THE IMMEDIATE ACCORDING TO THE IMMSRC SIGNAL





IF THE SECOND SOURCE
MIGHT HAVE SOME SHIFT
ASSOCIATED WITH IT,
THUS WE PASS THE VALUE
THROUGH A SHIFTER







INSTRUCTION ENCODING



GENERAL FORMAT

COND	TYPE	
32 29	28 27	

DATA PROCESSING INSTRUCTION

COND	00	I	OPCODE	S	RS	RD	SHIFTER OPERAND/ IMMEDIATE
32 29	<u>28 27</u>	<u>26</u>	<u>25 22</u>	<u>21</u>	20 17	<u>16 13</u>	<u>12</u> O



Instruction Encoding



ENCODING SHIFTER OPERAND

SHIFT	TYPE	0	RT
IMMEDIATE			
<u>12</u> 8	7 6	<u>5</u>	<u>4 1</u>

SHIFT	TYPE		1	RT
12 9	7	6	<u>5</u>	4 1



INSTRUCTION ENCODING




LOAD AND STORE INSTRUCTION


COND	O1	I	P	U	В	W	L	RS		RD		SHIFTER OPERAND /IMMEDIA	
32 29	<u>28 27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	20	17	<u>16</u>	<u>13</u>	12	0

BRANCH INSTRUCTION

COND		101		L	OFFSET	
32	29	28	26	<u>25</u>	24	0


CONTROL UNIT








DECODER






CONDITIONAL LOGIC





CONDITIONAL LOGIC



```
000000000 <main>:
   0:
        e3a01006
                         mov
                                 r1, #6
        e3a02005
   4:
                                 r2, #5
                         mov
   8:
        e3a04001
                                 r4, #1
                        mov
                         add
        e0813002
                                 r3, r1, r2
   c:
                         lsl
  10:
        e1a03083
                                 r3, r3, #1
        e0533004
                         subs
  14:
                                 r3, r3, r4
  18:
        e1814002
                                 r4, r1, r2
                        orr
  1c:
        e0014002
                         and
                                 r4, r1, r2
        e1e44000
  20:
                                 r4, r4
                         mvn
```

TESTS FOR DATA
TRANSFER INSTRUCTIONS

str r1, [r2] 24: e7821000 00000028 <loop>: 28: 00000000 nop ldr r4, [r2] 2c: e2855001 1afffffc 28 <loop> bne 30:

TESTS FOR LOAD STORE
AND BRANCH INSTRUCTIONS

CONCLUSION

Thus, we have designed an ARM processor with all the essential features and working. Our processor is capable of executing the following instructions in 24-bit format with 32-bit data:

- > BRANCH INSTRUCTIONS
- LOAD & STORE INSTRUCTIONS
 - > ALU INSTRUCTIONS:-
 - AND

AND

• OR

• LSR

SUB

ASR

NOT

• LSL

