

CSN-221



ARM PROCESSOR



PROBLEM STATEMENT




The basic idea of this project was to implement a CPU that includes ALU , register files, control circuitry, instructions flow etc. on Logisim simulator. Rigorous benchmark evaluation on different instructions has to be performed while working on this project.



OUR SOLUTION


We designed a CPU using the ARM instruction set. Different components of the CPU such as ALU (Arithmetic and Logic unit), control unit, instruction memory, data memory were designed in the Logisim simulator. Also, benchmark evaluations were done regularly in the Logisim simulator itself by testing the processor on some custom instructions.

The following report describes the various Architectural implementations and the flow of instructions and data with all the diagrams being made by us as Drawings or Screenshots of our implementation to help describe the same.




THE NOVELTY OF WORK DONE

MAIN CIRCUIT





PROGRAM COUNTER AND INSTRUCTION MEMORY (ROM)




- CONTROLS FLOW OF PROGRAM
- USES A MULTIPLEXER TO DECIDE THE NEXT INSTRUCTION

THE ROM HOLDS THE INSTRUCTIONS USED FOR BENCHMARK EVALUATIONS.




REGISTER FILE



- CONSIST OF SEVERAL PORTS USED FOR ACCESSING THE REGISTERS.
- WD3 BRINGS THE DATA TO BE WRITTEN IN THE REGISTER FILES.




EXTENDER



EXTENDS THE IMMEDIATE
ACCORDING TO THE **ImmSrc**
SIGNAL




SHIFTER



IF THE SECOND SOURCE
MIGHT HAVE SOME SHIFT
ASSOCIATED WITH IT,
THUS WE PASS THE VALUE
THROUGH A SHIFTER

ALU



INSTRUCTION ENCODING

GENERAL FORMAT

<u>COND</u>	<u>TYPE</u>	
<u>32</u> <u>29</u>	<u>28</u> <u>27</u>	

DATA PROCESSING INSTRUCTION

COND	OO	I	OPCODE	S	RS	RD	SHIFTER OPERAND/ IMMEDIATE
<u>32</u> <u>29</u>	<u>28</u> <u>27</u>	<u>26</u>	<u>25</u> <u>22</u>	<u>21</u>	<u>20</u> <u>17</u>	<u>16</u> <u>13</u>	<u>12</u> <u>0</u>

INSTRUCTION ENCODING

ENCODING SHIFTER OPERAND

SHIFT IMMEDIATE	TYPE	0	RT
<u>12</u> <u>8</u>	<u>7</u> <u>6</u>	<u>5</u>	<u>4</u> <u>1</u>

SHIFT IMMEDIATE		TYPE	1	RT
<u>12</u> <u>9</u>		<u>7</u> <u>6</u>	<u>5</u>	<u>4</u> <u>1</u>

INSTRUCTION ENCODING

LOAD AND STORE INSTRUCTION

COND	O1	I	P	U	B	W	L	RS	RD	SHIFTER OPERAND /IMMEDIATE
<u>32</u> <u>29</u>	<u>28</u> <u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u> <u>17</u>	<u>16</u> <u>13</u>	<u>12</u> <u>0</u>


BRANCH INSTRUCTION

COND	101	L	OFFSET
<u>32</u> <u>29</u>	<u>28</u> <u>26</u>	<u>25</u>	<u>24</u> <u>0</u>




CONTROL UNIT

DECODER






DECODER






CONDITIONAL LOGIC





CONDITIONAL LOGIC

Logic for writing to register file



00000000 <main>:

0:	e3a01006	mov	r1, #6
4:	e3a02005	mov	r2, #5
8:	e3a04001	mov	r4, #1
c:	e0813002	add	r3, r1, r2
10:	e1a03083	lsl	r3, r3, #1
14:	e0533004	subs	r3, r3, r4
18:	e1814002	orr	r4, r1, r2
1c:	e0014002	and	r4, r1, r2
20:	e1e44000	mvn	r4, r4

TESTS FOR DATA TRANSFER INSTRUCTIONS



```
24: e7821000    str    r1, [r2]
```

```
00000028 <loop>:
```

```
28: 00000000    nop
```

```
2c: e2855001    ldr    r4, [r2]
```

```
30: 1afffffc    bne    28 <loop>
```

TESTS FOR LOAD STORE
AND BRANCH INSTRUCTIONS

CONCLUSION

THUS, WE HAVE DESIGNED AN ARM PROCESSOR WITH ALL THE ESSENTIAL FEATURES AND WORKING. OUR PROCESSOR IS CAPABLE OF EXECUTING THE FOLLOWING INSTRUCTIONS IN 24-BIT FORMAT WITH 32-BIT DATA:

- BRANCH INSTRUCTIONS
- LOAD & STORE INSTRUCTIONS
- ALU INSTRUCTIONS:-

- | | |
|-------|-------|
| • AND | • AND |
| • OR | • LSR |
| • SUB | • ASR |
| • NOT | • LSL |



THANKS!