

A Report On

Assignment -1

by

Dinesh Joshi (JVL202215)

FOR THE COURSE

ELP736

Physical Design Laboratory IIT Delhi

Feb 1, 2022

Table of Contents

Assi	Assignment -1		
Tabl	le of Contents	2	
Prol	Problem Statement		
1.	Genus constraints	4	
1.1	Create clock definition	4	
1.2	Generated clock definition.	4	
1.3	Virtual clock definition	4	
1.4	Input delay	5	
1.5	Output delay	5	
1.6	Max delay	5	
1.7	Min delay	6	
1.8	Max transition	6	
1.9	Max capacitance	7	
1.10	Max fanout	7	
1.11	Clock latency	7	
1.12	Clock uncertainty	8	
1.13	Multicycle path	8	
1.14	False path	9	
1.15	Half-cycle path	9	
1.16	Disable timing arcs	9	
1.17	Case analysis	. 10	
2.	Sanity reports	. 11	
2.1	Check-design report	. 11	
2.2	Timing lint report	. 12	
2.3	QOR report	. 12	
3.	Conclusion.	. 14	

Problem Statement

Read the Sunburst Async FIFO paper. Then do PD(Physical Design) flow. Assume any clock frequency like (10MHz or 20MHz).

Task to be done in GENUS

create clock definition	max capacitance
• generated clock definition	• max fanout
Virtual clock	clock latency
• input delay	• clock uncertainty
• output delay	Multicycle Path
• max delay	• False Path
• min delay	Half Cycle Path
• max transition	disable timing arcs
	• case analysis

Sanity checks after performing above task

Multidriven nets	Wire loops across hierarchies
• Floating pins	• If any unconstrained paths exist in the
	design then PNR tool will not optimize
	that path, so these checks are used to
	report unconstrained paths
• Undriven input ports	• Checks whether the clock is reaching
	to all the clock pin of the flip-flop.
Unloaded outputs	• Check if multiple clock are driving
	same registers
• Unconstrained pins	Check unconstrained endpoints
• Pin mismatch counts between an	• Port missing input/output delay.
instance and its reference	
• Tristate buses with non-tristate	• Port missing slew/load constraints.
drivers	

Design Assumptions:

wclk: 100MHz rclk: 300MHz

Note: The timebase is 1000ps as indicated in Fig1. The numbers in the subsequent figures should be considered accordingly, i.e., 3 would indicate 3000ps.

1. Genus constraints

1.1 Create clock definition

The 'create_clock' construct is used to define clocks in the sdc file. For the assignment, we have assumed 100MHz wclk and 300MHz rclk. Accordingly, the clocks are defined with 10000ps and 3333ps period as indicated in Fig 1.

```
7 set_units -time 1000ps

9 # Current design -----

10 current_design fifo

11 #-----

12

13 # Clock declaration -----

14 create_clock -name "wclk" -period 10.0 -waveform {0.0 5.0} [get_ports wclk]

15 create_clock -name "rclk" -period 3.333 -waveform {0.0 1.6665} [get_ports rclk]

16 #------
```

-/elp736/assignments/assignmentl/SYNTH/sdc/fifo.sdc

Fig1: create clock definition

1.2 Generated clock definition

The 'create_generated_clock' construct is used to define generated clocks in case of internally generated clocks in the design. Such cases can be there in case of clock muxing, clock division, etc. In the async fifo design, there is no clock generation happening, hence the 'create_generated_clock' construct becomes irrelevant.

1.3 Virtual clock definition

The virtual clocks are defined to associate pins with a clock which is not physically present. Hence it acts as a reference only which can be used for associativity of internal signals. In the async fifo design, the pins are syncd with respect to the clock domains apart from the async assertion of reset pin, which is asynchronously

asserted and synchronously deasserted, hence there is no virtual clock definition needed. The virtual clocks are defined using create_clock construct itself.

1.4 Input delay

The 'set_input_delay' construct is used to declare the delays on the input ports with respect to design clocks. The Fig 2 below indicates the input delay declaration.

Fig2: input delay

1.5 Output delay

The 'set_output_delay' construct is used to declare the delays on the output ports with respect to design clocks. The Fig 3 below indicates the output delay declaration.

Fig3: output delay

1.6 Max delay

The 'set_max_delay' construct is used to declare the maximum allowed delays on the ports with respect to design clocks. The Fig 4 below indicates the max delay declaration.

```
95 # Max/min delays ------

96 set_max_delay 1 -from [get_ports {wrst_n} -to [get_clocks wclk]

97 set_min_delay 1 -from [get_ports {rrst_n} -to [get_clocks rclk]

98 #------
```

~/elp736/assignments/assignmentl/SYNTH/sdc/fifo.sdc

Fig4: max delay

1.7 Min delay

The 'set_min_delay' construct is used to declare the minimum allowed delays on the ports with respect to design clocks. The Fig 5 below indicates the min delay declaration.

Fig5: min delay

1.8 Max transition

The 'set_max_transition' construct is used to declare the maximum allowed rise/fall transition time of design ports. The Fig 6 below indicates the max transition declaration.

```
24 # Data transition -----
25 set_max_transition 3.0 [get_ports {wdata[7]}]
27 set_max_transition 3.0 [get_ports {wdata[5]}]
28 set_max_transition 3.0 [get_ports {wdata[4]}]
29 set_max_transition 3.0 [get_ports {wdata[3]}]
30 set_max_transition 3.0 [get_ports {wdata[2]}]
31 set_max_transition 3.0 [get_ports {wdata[1]}]
32 set_max_transition 3.0 [get_ports {wdata[0]}]
33 set_max_transition 3.0 [get_ports winc]
34 set_max_transition 3.0 [get_ports wclk]
35 set_max_transition 2.0 [get_ports wrst_n]
36 set max transition 3.0 [get_ports rinc]
37 set max transition 3.0 [get ports rclk]
38 set_max_transition 2.0 [get_ports rrst_n]
39 set_max_transition 3.0 [get_ports {rdata[7]}]
40 set_max_transition 3.0 [get_ports {rdata[6]}]
41 set_max_transition 3.0 [get_ports {rdata[5]}]
42 set_max_transition 3.0 [get_ports {rdata[4]}]
43 set_max_transition 3.0 [get_ports {rdata[3]}]
44 set_max_transition 3.0 [get_ports {rdata[2]}]
45 set max transition 3.0 [get ports {rdata[1]}]
46 set_max_transition 3.0 [get_ports {rdata[0]}]
47 set_max_transition 3.0 [get_ports wfull]
48 set_max_transition 3.0 [get_ports rempty]
```

Fig6: max transition

~/elp736/assignments/assignmentl/SYNTH/sdc/fifo.sdc

1.9 Max capacitance

The 'set_max_capacitance' construct is used to declare the maximum allowed capacitance on design pins. The Fig. 7 below declares a max_cap of 2 on all the design pins apart from welk and relk for which the max_cap of 0.5 and 0.45 are declared.

Fig7: max capacitance

1.10 Max fanout

The 'max_fanout' construct is used to limit the fanout to a specified value. The figure below indicates the max_fanout definitions for different design ports. Also min_fanout is also indicated in below snippet which indicates minimum allowed fanout. The max_fanout is used since there is cell drive strength limitations.

```
100 # Max/min fanouts ------
101 set max fanout 4.000 [get ports winc]
102 set_max_fanout 2.000 [get_ports wrst_n]
103 set_max_fanout 4.000 [get_ports rinc]
104 set_max_fanout 2.000 [get_ports rrst_n]
105 set_min_fanout 4.000 [get_ports {wdata[7]}]
106 set_min_fanout 4.000 [get_ports {wdata[6]}]
107 set_min_fanout 4.000 [get_ports {wdata[5]}]
108 set_min_fanout 4.000 [get_ports {wdata[4]}]
109 set_min_fanout 4.000 [get_ports {wdata[3]}]
110 set_min_fanout 4.000 [get_ports {wdata[2]}]
111 set_min_fanout 4.000 [get_ports {wdata[1]}]
112 set_min_fanout 4.000 [get_ports {wdata[0]}]
113 set_min_fanout 4.000 [get_ports winc]
114 set_min_fanout 2.000 [get_ports wclk]
115 set_min_fanout 4.000 [get_ports wrst_n]
116 set_min_fanout 4.000 [get_ports rinc]
117 set min fanout 4.000 [get ports rclk]
118 set min fanout 4.000 [get ports rrst n]
~/elp736/assignments/assignment1/SYNTH/sdc/fifo.sdc
```

Fig8: max fanout

1.11 Clock latency

The 'set_clock_latency' construct is used to declare the clock path latency in the design. The latency can be either source latency or the network latency. This is

specified with the -source switch as indicated in Fig. 9 wherein the latency in the welk is specified as source latency whereas the relk latency is specified as network latency.

Fig9: clock latency

1.12 Clock uncertainty

The 'set_clock_uncertainty' construct is used to declare the clock path uncertainty. The clock path uncertainty can be specified for both setup as well as hold as well as for data path crossing independently. The Fig. 10 indicates the set_clock_uncertainty declaration for the async fifo design under consideration.

Fig10: clock uncertainty

1.13 Multicycle path

The async fifo design consists of two async clock domains and there are just two clocks, hence there is no scope of MCPs. However the paper specifies that the resets are asynchronously asserted and synchronously deasserted. Hence we can put reset assertion as false using setup as false path and reset deassertion can be assumed to happen over atleast 2 clock cycles, which is a fair assumption since reset will be sufficiently long enough. Hence an MCP on hold only for async reset deassertion can be applied as indicated in Fig 11.

Fig11: multicycle path

1.14 False path

The 'set_false_path' construct is used to indicate false/invalid timing paths. Since the async fifo consists of two asynchronous domains, hence paths in between welk and relk can be put as false paths.

Also the reset strategy is specified as async assert and sync deassert, hence setup path of reset can also be treated as false path. The Fig. 12 indicates the false path declaration examples.

Fig12: false path

1.15 Half-cycle path

The half-cycle paths are used to indicate the conditions wherein the timing has to be met in half-cycles. In the async fifo design under consideration, all the flops are running on posedge of clocks, hence either the paths are full cycle timing paths or asynchronous/false paths. Hence half-cycle paths are irrelevant for the async fifo design under consideration.

1.16 Disable timing arcs

On evaluation of the netlist, we see that the scannable flops are present in the techlib which are used. Now, since we are considering only the functional mode timing, hence the scan data path timings can be safely considered as invalid. The same can be done using set_disable_timing construct. The Fig. 13 indicates an example wherein the paths from/to the SD (scan data) pins of fifomem registers is considered as invalid by disabling the timing arcs therein.

Fig13: disable timing arcs

1.17 Case analysis

The 'set_case_analysis' construct is used to indicate constant values. Since in the async fifo design, there is no constant value, hence there is no scope of using 'set_case_analysis', however we see that the scannable flops have SE pins, which can be safely constrained to inactive (0) value. Hence to indicate an example of set_case_analysis, the SE (scan enable) pins of fifomem registers is constrained as 0 as indicated in Fig. 14.

Fig14: case analysis

2. Sanity reports

The genus synthesis has been for the 'async fifo' design with the above indicated constraints with UMC65 library.

The timing lint, check design, qor, area, power reports and the netlist are extracted. The sanity checks reports are indicated as shown in subsequent sections:

2.1 Check-design report

The checkdesign report is extracted using below command in genus: check_design > fifo_synthesis_report_checkdesign.rep

```
Check Design Report (c)
          -----
5 Summary
6 -----
                                 Total
9 -----
10 Unresolved References
11 Empty Modules
12 Unloaded Port(s)
                                           0
12 Unloaded Port(s)
13 Unloaded Sequential Pin(s)
14 Unloaded Combinational Pin(s)
15 Assigns
16 Undriven Port(s)
17 Undriven Leaf Pin(s)
18 Undriven hierarchical pin(s)
19 Multidriven Port(s)
20 Multidriven Leaf Pin(s)
21 Multidriven hierarchical Pin(s)
22 Multidriven unloaded net(s)
                                           0
23 Constant Port(s)
                                           0
24 Constant Leaf Pin(s)
                                           0
25 Constant hierarchical Pin(s)
26 Preserved leaf instance(s)
27 Preserved hierarchical instance(s)
28 Feedthrough Modules(s)
29 Libcells with no LEF cell
30 Physical (LEF) cells with no libcell
31 Subdesigns with long module name
32 Physical only instance(s)
33 Logical only instance(s)
                                          340
    Done Checking the design.
35
```

~/elp736/assignments/assignment1/SYNTH/logs/fifo_synthesis_report_checkdesign.rep

Fig15: check design report

2.2 Timing lint report

The timing lint report is extracted using below command in genus: report timing -lint > fifo_synthesis_report_timinglint.rep

```
53 Lint summary
54 Unconnected/logic driven clocks
55 Sequential data pins driven by a clock signal
56 Sequential clock pins without clock waveform
                                                                            0
57 Sequential clock pins with multiple clock waveforms
                                                                            0
58 Generated clocks without clock waveform
59 Generated clocks with incompatible options
60 Generated clocks with multi-master clock
61 Paths constrained with different clocks
62 Loop-breaking cells for combinational feedback
63 Nets with multiple drivers
64 Timing exceptions with no effect
65 Suspicious multi_cycle exceptions
                                                                            0
66 Pins/ports with conflicting case constants
                                                                            0
67 Inputs without clocked external delays
68 Outputs without clocked external delays
69 Inputs without external driver/transition
                                                                           12
70 Outputs without external load
                                                                           10
71 Exceptions with invalid timing start-/endpoints
72
73
                                                          Total:
                                                                           22
74
```

~/elp736/assignments/assignment1/SYNTH/logs/fifo_synthesis_report_timinglint.rep

Fig16: Timing Lint report

2.3 QOR report

The QOR report is extracted using below command in genus: report qor > fifo_synthesis_report_qor.rep

```
Generated by:
Genus(TM) Synthesis Solution 19.12-s121_1
Generated on:
Feb 01 2022 10:12:28 pm
fifo
Technology library:
Operating conditions:
Wireload mode:
Area mode:

webstactory
Genus(TM) Synthesis Solution 19.12-s121_1
Feb 01 2022 10:12:28 pm
fifo
uk65lscllmvbbr_100c25_tc
uk65lscllmvbbr_100c25_tc
top
top
timing library
  10
11 Timing
12 -----
13
14 Clock Period
15 -----
16 rclk 3333.0
17 wclk 10000.0
18
19
20 Cost Critical Violating
21 Group Path Slack TNS Paths
 22 -----
23 default No paths 0.0
24 rclk 2153.8 0.0 0
25 wclk 8629.7 0.0 0
26 -----
27 Total 0.0 0
29 Instance Count
30 -----
31 Leaf Instance Count 340
32 Physical Instance count 0
33 Sequential Instance Count 168
34 Combinational Instance Count 172
 35 Hierarchical Instance Count 5
37 Area
38 ----
39 Cell Area 1897.200
40 Physical Cell Area 0.000
41 Total Cell Area (Cell+Physical) 1897.200
42 Net Area 0.000
38 ----
43 Total Area (Cell+Physical+Net) 1897.200
45 Max Fanout
                                                       148 (wclk)
46 Min Fanout
47 Average Fanout
48 Terms to net ratio
                                                      0 (rrst n)
49 Terms to instance ratio
49 Terms to instance ratio
50 Runtime
51 Elapsed Runtime
52 Genus peak memory usage
53 Innovus peak memory usage
54 Hostname

3.2
4.2881
4.4647
66.50061199999999 seconds
63 seconds
1542.78
no_value
diracl_vlc.
```

~/elp736/assignments/assignment1/SYNTH/logs/fifo_synthesis_report_qor.rep

Fig17: QOR report

3. Conclusion

With the help of timing lint report, we can infer that all the constraints are valid, there is no non-matching constraint.

The 22 reported points are due to the fact that we are doing analysis at block level wherein the top level IOs are not having any driver/loads connected. These are expected.

The check design summary is also clean, there is no anomaly in the design.

The QOR report indicates that the timing is met, there is no violating path.
