

# 2758 8K (1K × 8) UV ERASABLE LOW POWER PROM

- Single +5V Power Supply
- Simple Programming Requirements
  - Single Location Programming
  - Programs with One 50 ms Pulse
- Low Power Dissipation
  525 mW Max. Active Power
  132 mW Max. Standby Power

- Fast Access Time: 450 ns Max. in Active and Standby Power Modes
- Inputs and Outputs TTL Compatible during Read and Program
- Completely Static
- Three-State Outputs for OR-Ties

The Intel® 2758 is a 8192-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2758 operates from a single 5-volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical. The total programming time for all 8192 bits is 50 seconds.

The 2758 has a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525mW, while the maximum standby power dissipation is only 132mW, a 75% savings. Powerdown is achieved by applying a TTL-high signal to the  $\overline{\text{CE}}$  input.

A 2758 system may be designed for total upwards compatibility with Intel's 16K 2716 EPROM (see Applications Note 72). The 2758 maintains the simplest and fastest method yet devised for programming EPROMs — single pulse TTL-level programming. There is no need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time — either individually, sequentially, or at random, with the single address location programming.

## PIN CONFIGURATION

		_
A7 [] 1	~~~ <sub>24</sub>	ı D∨cc
A6 🗆 2	2	3 🗆 A8
A5 🖸 3	2	2 D A9
A4 C 4	2	1 🗖 VPP
A3 🗆 5	2	ODOE
A2 🗖 6	1	
A1 C 7	1	BOCE
A0 🗖 8	1	7 🗖 07
00 🗖 9	1	6 🗆 06
01 🗖 10	1	5 05
02 🗖 11	1	4 04
GND [ 12	1	3 □ 03


### MODE SELECTION

WODE GEESTION							
PINS	CE/PGM (18)	A <sub>R</sub> (19)	ŌĒ (20)	V <sub>PP</sub> (21)	V <sub>CC</sub> (24)	OUTPUTS (9-11, 13-17)	
Read	V <sub>IL</sub>	VIL	VIL	+5	+5	D <sub>OUT.</sub>	
Standby	V <sub>1H</sub>	VIL	Don't Care	+5	+5	High Z	
Program	Pulsed VIL to VIH	VIL	VιΗ	+25	+5	DiN	
Program Verify	VIL	VIL	VIL	+25	+5	D <sub>OUT</sub>	
Program Inhibit	VIL	VIL	V <sub>IH</sub>	+25	+5	High Z	

### PIN NAMES

Aq-Ag	ADDRESSES
CE/PGM	CHIP ENABLE/PROGRAM
ŌĒ	OUTPUT ENABLE
00-02	OUTPUTS
AR	SELECT REFERENCE

### BLOCK DIAGRAM



### **PROGRAMMING**

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions section.

## Absolute Maximum Ratings\*


Temperature Under Bias	10°C to +80°C
Storage Temperature	–65°C to +125°C
All Input or Output Voltages with	
Respect to Ground	+6V to -0.3\
V <sub>PP</sub> Supply Voltage with Respect	
to Ground During Programming.	+26.5V to -0.3\

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## READ OPERATION

## D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC}^{[1,2]} = +5V \pm 5\%$ ,  $V_{PP}^{[2]} = V_{CC}$ 





Symbol	Parameter		Limits		0	
		Min.	Typ. <sup>[3]</sup>	Max.	Unit	Conditions
ارا	Input Load Current			10	μΑ	V <sub>IN</sub> = 5.25V
ILO	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 5.25V
I <sub>PP1</sub> [2]	V <sub>PP</sub> Current			5	mA	$V_{PP} = 5.25V$
I <sub>CC1</sub> [2]	V <sub>CC</sub> Current (Standby)		10	25	mA	CE = VIH, OE = VIL
Icc2 <sup>[2]</sup>	V <sub>CC</sub> Current (Active)		57	100	mA	OE = CE = VIL
A <sub>R</sub> <sup>[4]</sup>	Select Reference Input Level	-0.1		0.8	V	I <sub>IN</sub> = 10 μA
VIL	Input Low Voltage	-0.1		0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -400 μA


NOTES: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- 2. Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of ICC and Ipp1.
- 3. Typical values are for  $T_A = 25$  °C and nominal supply voltages.
- A<sub>R</sub> is a reference voltage level which requires an input current of only 10 μA. The 2758 S1865 is also available which has a reference voltage level of V<sub>IH</sub> instead of V<sub>IL</sub>.

### **Typical Characteristics**







## A.C. Characteristics

 $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, \ V_{CC}^{[1]} = +5V \pm 5\%, \ V_{PP}^{[2]} = V_{CC}$ 

Symbol			Limits		Unit	Test Conditions
	Parameter	Min.	Typ. <sup>[3]</sup>	Max.	Unit	
tACC	Address to Output Delay		250	450	ns	CE = OE = V <sub>IL</sub>
tCE	CE to Output Delay		280	450	ns	OE = V <sub>IL</sub>
toe	Output Enable to Output Delay			120	ns	CE = V <sub>IL</sub>
	Output Enable High to Output Float	0		100	ns	CE = V <sub>IL</sub>
t <sub>DF</sub>	Output Hold From Addresses, CE or OE Whichever Occurred First	0			ns	CE = OE = V <sub>1L</sub>

## Capacitance<sup>[4]</sup> T<sub>A</sub> = 25 °C, f = 1 MHz

Darameter Typ. Max. Unit Condition						
Symbol	Parameter	Тур.	Max.	Unit	Conditions	
CIN	Input Capacitance	4	6	рF	V <sub>IN</sub> = 0V	
Cout	Output Capacitance	8	12	pF	V <sub>OUT</sub> = 0V	


NOTE: Please refer to page 2 for notes.

## A.C. Test Conditions:

Output Load: 1 TTL gate and  $C_L = 100 pF$ Input Rise and Fall Times: ≤20 ns

Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level:

1V and 2V Inputs Outputs 0.8V and 2V



- NOTES: 1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
  - 2. Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP1</sub>.
    - 3. Typical values are for  $T_A = 25\,^{\circ}\text{C}$  and nominal supply voltages.
    - 4. This parameter is only sampled and is not 100% tested.
    - 5. All times shown in parentheses are minimum times and are usec unless otherwise specified.
    - 6. OE may be delayed up to 330 ns after the falling edge of CE without impact on tACC.
    - 7. tDF is specified from OE or CE, whichever occurs first.

### **ERASURE CHARACTERISTICS**

The erasure characteristics of the 2758 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2758 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2758 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2758 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog Programming Section) for the 2758 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated does (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12,000 µW/cm<sup>2</sup> power rating. The 2758 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

### **DEVICE OPERATION**

The five modes of operation of the 2758 are listed in Table 1. It should be noted that all inputs for the five modes are at TTL levels. The power supplied required are a +5V  $V_{CC}$  and a  $V_{PP}$ . The  $V_{PP}$  power supply must be at 25V during the two programming modes, and must be at 5V in the other three modes. In all operational modes,  $A_R$  must be at  $V_{IL}$  (except for the 2758 S1865 which has  $A_R$  at  $V_{IH}$ ).

TABLE I. MODE SELECTION

PINS	CE/PGM (18)	A <sub>R</sub> (19)	OE (20)	V <sub>PP</sub> (21)	V <sub>CC</sub> (24)	OUTPUTS (9-11, 13-17)
Read	V <sub>IL</sub>	V <sub>IL</sub>	VIL	+5	+5	Dout
Standby	V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	VIL	VIH	+25	+5	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	VIL	VIL	+25	+5	Dout
Program Inhibit	V <sub>IL</sub>	VIL	V <sub>IH</sub>	+25	+5	High Z

### **READ MODE**

The 2758 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{\text{ACC}}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{\text{CE}}$ ). Data is available at

the outputs 120 ns ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

#### STANDBY MODE

The 2758 has a standby mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. The 2758 is placed in the standby mode by applying a TTL high signal to  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedence state, independent of the OE input.

### **OUTPUT OR-TIEING**

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:

- a) the lowest possible memory Power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

### **PROGRAMMING**

Initially, and after each erasure, all bits of the 2758 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2758 is in the programming mode when the  $V_{PP}$  power supply is at 25V and  $\overline{OE}$  is at  $V_{IH}$ . The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high, TTL program pulse is applied to the  $\overline{CE}/PGM$  input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

The 2758 must be programmed with a DC signal applied to the  $\overline{\text{CE}}/\text{PGM}$  input.

Programming of multiple 2758s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallelled 2758s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the CE/PGM input programs the paralleled 2758s.

### PROGRAM INHIBIT

Programming of multiple 2758s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}/\text{PGM}$ , all like inputs(including  $\overline{\text{OE}}$ ) of the parallel 2758s may be common. A TTL level program pulse applied to a 2758's  $\overline{\text{CE}}/\text{PGM}$  input with  $V_{PP}$  at 25V will program that 2758. A low level  $\overline{\text{CE}}/\text{PGM}$  input inhibits the other 2758 from being programmed.

### PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with Vpp at 25V. Except during programming and program verify, Vpp must be at 5V.

