

Finite State Diagram

2.0!

* () = maybe

Default
Signal
Outputs

ir-load: 0
rb-sel: 0
rf-we: 0
wb-sel: 0
br-sel: 0
PC-rst: 0
PC-sel: 0
PC-write: 0
alu-op: 2'b10

