ARM architecture

ARM7, ARM9, TDMI...

1 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Brief history of ARM

- ARM is short for Advanced Risc Machines Ltd.
- Founded 1990, owned by Acorn, Apple and VLSI
- Known before becoming ARM as computer manufacturer Acorn which developed a 32-bit RISC processor for it's own use (used in Acorn Archimedes)



Why ARM here?

- ARM is one of the most licensed and thus widespread processor cores in the world
- Used especially in portable devices due to low power consumption and reasonable performance (MIPS / watt)
- Several interesting extensions available or in development like Thumb instruction set and Jazelle Java machine

3 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002


ARM

- Processor cores: ARM6, ARM7, ARM9, ARM10, ARM11
- Extensions: Thumb, El Segundo, Jazelle etc.
- IP-blocks: UART, GPIO, memory controllers, etc

CPU	Description	ISA	Process	Voltage	Area mm2	Power mW	Clock / MHz	Mips / MHz
ARM7TD MI	Core	V4T	0.18u	1.8V	0.53	<0.25	60-110	0.9
ARM7TD MI-S	Synthesizable core	V4T	0.18u	1.8V	<0.8	<0.4	>50	0.9
ARM9TD MI	Core	V4T	0.18u	1.8V	1.1	0.3	167-220	1.1
ARM920T	Macrocell 16+16kB cache	V4T	0.18u	1.8V	11.8	0.9	140-200	1.05
ARM940T	Macrocell 8+8kB cache	V4T	0.18u	1.8V	4.2	0.85	140-170	1.05
ARM9E-S	Synthesizable core	V5TE	0.18u	1.8V	?	~1	133-200	1.1
ARM1020 Macrocell E 32+32kB cache		V5TE	0.15u	1.8V	~10	~0.85	200-400	1.25

ARM architecture

- ARM:
- 32-bit RISC-processor core (32-bit instructions)
- 37 pieces of 32-bit integer registers (16 available)
- Pipelined (ARM7: 3 stages)
- Cached (depending on the implementation)
- Von Neuman-type bus structure (ARM7), Harvard (ARM9)
- 8 / 16 / 32 -bit data types
- 7 modes of operation (usr, fig, irg, svc, abt, sys, und)
- Simple structure -> reasonably good speed / power consumption ratio



ARM7 internals

ARM core modes of operation:

• User (usr): Normal program execution state

• FIQ (fiq): Data transfer state (fast irq, DMA-type transfer)

• IRQ (iqr): Used for general interrupt services

Supervisor (svc): Protected mode for operating system support
 Abort mode (abt): Selected when data or instruction fetch is aborted


• System (sys): Operating system 'privilege'-mode for user

• Undefined (und): Selected when undefined instruction is fetched

7 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM7 register set

- Register structure depends on mode of operation
- 16 pieces of 32-bit integer registers R0 R15 are available in ARM-mode (usr, user)
- R0 R12 are general purpose registers
- R13 is Stack Pointer (SP)
- R14 is subroutine Link Register
 - Holds the value of R15 when BL-instruction is executed
- R15 is Program Counter (PC)
 - Bits 1 and 0 are zeroes in ARM-state (32-bit addressing)
- R16 is state register (CPSR, Current Program Status Regist



ARM7 register set

- There are 37 ARM registers in total of which variable amount is available as banked registers depending on the mode of operation
- R13 functions always as stack pointer
- R14 functions as link register in other than sys and usr modes
- SPSR = Saved Program Status Register
- Flag register Mode-bits tell the processor operating mode and thus the registers available

System & User	FIQ	Supervisor	Abort	IRQ	Undefined
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8_fiq	R8	R8	R8	R8
R9	R9_fiq	R9	R9	R9	R9
R10	R10_fiq	R10	R10	R10	R10
R11	R11_fiq	R11	R11	R11	R11
R12	R12_fiq	R12	R12	R12	R12
R13	R13_fiq	R13_svc	R13_abt	R13_irq	R13_und
R14	R14_fiq	R14_svc	R14_abt	R14_irq	R14_und
R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)

ARM State Program Status Registers


CPSR	CPSR	Ш	CPSR	CPSR	CPSR	CPSR
	SPSR_fiq		SPSR_svc	SPSR_abt	SPSR_irq	SPSR_und



© Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM7TDMI

- TDMI = (?)
 - Thumb instruction set
 - Debug-interface (JTAG/ICEBreaker)
 - Multiplier (hardware)
 - Interrupt (fast interrupts)
- The most used ARM-version



ARM instruction set

- Fully 32-bit instruction set in native operating mode
 - 32-bit long instruction word
- All instructions are conditional
 - Normal execution with condition AL (always)
- For a RISC-processor, the instruction set is quite diverse with different addressing modes

11 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM instruction set

- Instruction word length 32-bits
- 36 instruction formats

Cond	0	0	I	(Эро	coc	le	S		Rn	ı		Ro	1						Op	er	an	d 2		Data Processing / PSR Transfer				
Cond	0	0	0	0	0	0	Α	s		Rd	ı		Rr	1	T		R	s		1	0	0	1	Rm	Multiply				
Cond	0	0	0	0	1	U	Α	S	F	RdF	Нi	-	₹dL	.0	T		R	n		1	0	0	1	Rm	Multiply Long				
Cond	0	0	0	1	0	В	0	0		Rn	ı		Rd		Rd		Rd		-	0	0	0	0	1	0	0	1	Rm	Single Data Swap
Cond	0	0	0	1	0	0	1	0	1	1 -	1 1	1	1	1	1	1	1	1	1	0	0	0	1	Rn	Branch and Exchange				
Cond	0	0	0	Р	U	0	W	L		Rn			Ro	1		0	0	0	0	1	S	Н	1	Rm	Halfword Data Transfer register offset				
Cond	0	0	0	Р	U	1	W	L		Rn	ı	Rd				Offset 1 S H 1 Offset				Н	Halfword Data Transfe immediate offset								
Cond	0	1	1	Р	U	В	W	L		Rn	1		Ro	ı	T						Off	se	t		Single Data Transfer				
Cond	0	1	1				_																1		Undefined				
Cond	1	0	0	Ρ	U	S	W	L		Rn	1						F	Reç	gist	er	Lis	t			Block Data Transfer				
Cond	1	0	1	L	Г		_	_						C	Offs	et									Branch				
Cond	1	1	0	Ρ	U	N	W	L		Rn	ı		CR	d			CF	#					Off	set	Coprocessor Data Transfer				
Cond	1	1	1	0	(ĊР	Op	С	(CRI	n	CRd					CF	Р#			CP	•	0	CRm	Coprocessor Data Operation				
Cond	1	1	1	0	CI	P (pc	L	(CR	n	Rd					CF	#			CP	,	1	CRm	Coprocessor Register Transfer				
Cond	1	1	1	1	Г			Ignored by processor								Software Interrupt													

ARM instruction set

- · All instructions are conditional
- In normal instruction execution (unconditional) condition field contents of AL is used (Always)
- In conditional operations one of the 14 available conditions is selected
- For example, instruction known usually as BNZ in ARM is NE (Z-flag clear) conditioned branch-instruction

Code	Suffix	Flags	Meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or same
0011	CC	C dear	unsigned lower
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N equals V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

© Ville Pietikäinen 2002 Embedded 3_ARM_2003.ppt / 19112002

Branching

- BX, Branch and eXchange
- Branch with instruction set exchange (ARM <-> Thumb)
- Uperand register
 If bit 0 of Rn = 1, subsequif bit 0 of Rn = 0, subsequif b
- · B and BL
- Branch with 24-bit signed offset
- Link: PC -> R14






• AND, EOR, SUB, RSB, ADD, Cond ON TOPCOOK SINGUITY OF COMP.

ADC, SBC, RSC, TST, TEQ, CMP, CMN, ORR, MOV, BIC, MVN


Multiple operation instruction




15 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Data processing

Assembler Mnemonic	OpCode	Action
AND	0000	operand1 AND operand2
EOR	0001	operand1 EOR operand2
SUB	0010	operand1 - operand2
RSB	0011	operand2 - operand1
ADD	0100	operand1 + operand2
ADC	0101	operand1 + operand2 + carry
SBC	0110	operand1 - operand2 + carry - 1
RSC	0111	operand2 - operand1 + carry - 1
TST	1000	as AND, but result is not written
TEQ	1001	as EOR, but result is not written
CMP	1010	as SUB, but result is not written
CMN	1011	as ADD, but result is not written
ORR	1100	operand1 OR operand2
MOV	1101	operand2 (operand1 is ignored)
BIC	1110	operand1 AND NOT operand2 (Bit clear)
MVN	1111	NOT operand2 (operand1 is ignored)





Exception

- SWI: SoftWare Interrupt
- Transfers execution to address in memory location 0x8 and changes the mode to svc.
- Comment field allows the interrupt service to determine the wanted action for SWI.




19 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Other instructions

- Coprocessor instructions: CDP, LDC, STC, MRC, MCR
- ARM does not execute these instructions but lets a coprocessor to handle them

CDP:



Undefined instruction:




ARM Thumb

"Peukalo" ARM...

0 Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM Thumb


- T (Thumb)-extension shrinks the ARM instruction set to 16-bit word length -> 35-40% saving in amount of memory compared to 32-bit instruction set
- Extension enables simpler and significantly cheaper realization of processor system. Instructions take only half of memory than with 32-bit instruction set without significant decrease in performance or increase in code size.
- Extension is made to instruction decoder at the processor pipeline
- Registers are preserved as 32-bit but only half of them are






- Thumb-instruction decoder is placed in pipeline
- Change to Thumb-mode happens by turning the state of multiplexers feeding the instruction decoders and data bus
- A1 selects the 16-bit half word from the 32-bit bus

Example: ADD Rd, #Constant





- Example of instruction conversion
- Thumb-instruction ADD Rd,#constant is converted to unconditionally executed ARM-instruction ADD Rd,Rn,#constant
- Only the lower register set is in use so the upper register bit is fixed to zero and source and destination are equal. The constant is also 8-bit instead of 12-bit available in ARM-mode


Changing the mode

- Set T-flag in CPSR register and execute BX (Branch eXchange) to the address the thumb code begins at
- Same memory space and contain mixed native ARM-code and Thumb-code
- Execution speed of 32-bit ARM-code decreases significantly if system uses only 16-bit data bus
- If native ARM-code is used, typically it is contained in separate ROM-area as a part of ASIC (ASSP) chip
- Return to Thumb code from native ARM-code can be made by resetting the T-flag and executing BX to desired address



Thumb-state registers

- Only lower part of the register immediately available
- Upper register set (R8-R15) can be used with assembler code
 - Instructions MOV, CMP and ADD are available between register sets



System & User	FIQ	Supervisor	Abort	IRQ	Undefined
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
SP	SP_fiq	SP_svc	SP_abt	SP_irq	SP_und
LR	LR_fiq	LR_svc	LR_abt	LR_irq	LR_und
PC	PC	PC	PC	PC	PC

THUMB State Program Status Registers

CPSR	CPSR SPSR_fiq	CPSR SPSR_svc	CPSR SPSR_abt	CPSR SPSR_irq	CPSR SPSR_und

= banked regist

25 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Thumb instruction set

- Instruction word length shrunk to 16-bits
- Instructions follow their own syntax but each instruction has it's native ARM instruction counterpart
- Due to shrinking some functionality is lost
- 19 different Thumb instruction formats

2	0	0	0	1)р 1	<u>_</u>	On	Po	/offo	o+2	Rs	Rd	
	10	٥	U	_	'	Ľ	ΟÞ	Rn/offset3			RS	Ru	
3	0	0	1	С)p		Rd				Offset8		
4	0	1	0	0	0	0		С)p		Rs	Rd	
5	0	1	0	0	0	1	С	р	H1	H2	Rs/Hs	Rd/Hd	
6	0	1	0	0	1		Rd		Г	_	Word8		
7	0	1	0	1	L	В	0		Ro		Rb	Rd	
В	0	1	0	1	н	s	1		Ro		Rb	Rd	
9	0	1	1	В	L		Offset5				Rb	Rd	
10	1	0	0	0	L		0	ffse	t5		Rb	Rd	
11	1	0	0	1	L		Rd				Word8		
12	1	0	1	0	SP		Rd				Word8		
13	1	0	1	1	0	0	0	0	s		SWor	d7	
14	1	0	1	1	L	1	0	R	Г		Rlist		
15	1	1	0	0	L		Rb				Rlist		
16	1	1	0	1		Co	ond				Soffset8	1	
17	1	1	0	1	1	1	1	1			Value8		
18	1	1	1	0	0					Of	fset11		
19	1	1	1	1	н					(Offset		

Add/subtract
Move/compare/add
//wubtract immediate
ALU operations
Hi register operations
//branch exchange
PC-relative load
Load/store with register
offset
Load/store with register
offset
Load/store with immediate
offset
Load/store with immediate
offset
Load/store halfword
SP-relative load/store
Load address
Add offset to stack pointer
Push/pop registers
Multiple load/store
Conditional branch
Software Interrupt
Unconditional branch
Long branch with link

Format 1 and Format 2

0 0 0 Op

0 0 0 1 1 I Op Rn/Offset3

Source register

0 - LSL 1 - LSR 2 - ASR


- Format 1: Move shifted register
 - LSL, LSR, ASR
 - F.ex. LSL Rd, Rs, #offset shifts Rs left by #offset and stores the result in Rd
- Format 2: Add/subtract
 - ADD, SUB
 - F.ex. ADD Rd, Rs, Rn adds contents of Rn to contents of Rs and places

the result in Rd

© Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Format 3 and Format 4

- Format 3: Move/compare/ add/subtract immediate
 - MOV, CMP, ADD, SUB
 - F.ex. MOV R0, #128
- Format 4: ALU operations
 - 16 different arithmetic / logical operations for registers, see table



F.ex.

MUL R0, R7

R0 = R7*R0

	0000	AND Rd, Rs	ANDS Rd, Rd, Rs	Rd:= Rd AND Rs
- [0001	EOR Rd, Rs	EORS Rd, Rd, Rs	Rd:= Rd EOR Rs
- [0010	LSL Rd, Rs	MOVS Rd, Rd, LSL Rs	Rd := Rd << Rs
-[0011	LSR Rd, Rs	MOVS Rd, Rd, LSR Rs	Rd := Rd >> Rs
[0100	ASR Rd, Rs	MOVS Rd, Rd, ASR Rs	Rd := Rd ASR Rs
- [0101	ADC Rd, Rs	ADCS Rd, Rd, Rs	Rd := Rd + Rs + C-bit
Π	0110	SBC Rd, Rs	SBCS Rd, Rd, Rs	Rd := Rd - Rs - NOT C-bit
-[0111	ROR Rd, Rs	MOVS Rd, Rd, ROR Rs	Rd := Rd ROR Rs
-[1000	TST Rd, Rs	TST Rd, Rs	Set condition codes on Rd AND Rs
Γ	1001	NEG Rd, Rs	RSBS Rd, Rs, #0	Rd = -Rs
ı	1010	CMP Rd, Rs	CMP Rd, Rs	Set condition codes on Rd - Rs
I	1011	CMN Rd, Rs	CMN Rd, Rs	Set condition codes on Rd + Rs
-[1100	ORR Rd, Rs	ORRS Rd, Rd, Rs	Rd := Rd OR Rs
ſ	1101	MUL Rd, Rs	MULS Rd, Rs, Rd	Rd := Rs * Rd
ı	1110	BIC Rd, Rs	BICS Rd, Rd, Rs	Rd := Rd AND NOT Rs
n	1111	MVN Rd, Rs	MVNS Rd, Rs	Rd := NOT Rs
F. 5				

28 © Ville Pietikäinen 2002 Embedded_3_ARM_2003

Format 5

- Format 5: Hi register operations / branch exchange
- BX Rs / BX Hs performs a branch with optional mode change. To enter ARM mode, clear bit 0 of Rs before executing the instruction. Thumb mode is entered equivalently by setting the bit.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	0	1	0	0	0	1	С)p	H1	H2		Rs/H	s		Rd/H	d
														Sourc Hi op	e regis erand erand	flag 2

Op	H1	H2	THUMB assembler	ARM equivalent	Action
00	0	1	ADD Rd, Hs	ADD Rd, Rd, Hs	Add a register in the range 8-15 to a register in the range 0-7.
00	1	0	ADD Hd, Rs	ADD Hd, Hd, Rs	Add a register in the range 0-7 to a register in the range 8-15.
00	1	1	ADD Hd, Hs	ADD Hd, Hd, Hs	Add two registers in the range 8-15
01	0	1	CMP Rd, Hs	CMP Rd, Hs	Compare a register in the range 0-7 with a reg- ister in the range 8-15. Set the condition code flags on the result.
01	1	0	CMP Hd, Rs	CMP Hd, Rs	Compare a register in the range 8-15 with a register in the range 0-7. Set the condition code flags on the result.
01	1	1	CMP Hd, Hs	CMP Hd, Hs	Compare two registers in the range 8-15. Set the condition code flags on the result.
10	0	1	MOV Rd, Hs	MOV Rd, Hs	Move a value from a register in the range 8-15 to a register in the range 0-7.
10	1	0	MOV Hd, Rs	MOV Hd, Rs	Move a value from a register in the range 0-7 to a register in the range 8-15.
10	1	1	MOV Hd, Hs	MOV Hd, Hs	Move a value between two registers in the range 8-15.
11	0	0	BX Rs	BX Rs	Perform branch (plus optional state change) to address in a register in the range 0-7.
11	0	1	BX Hs	BX Hs	Perform branch (plus optional state change) to address in a register in the range 8-15.

29 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Format 6 and Format 7

- Format 6: PC relative load
 - F.ex. LDR Rd, [PC, #imm] adds unsigned (forward looking) offset (255 words, 1020 bytes) in imm to the current value of the PC.
- Format 7: Load/store with register offset
 - LDR, LDRB, STR, STRB
 - F.ex. STR Rd,[Rb, Ro] calculates the target address by adding together Rb and Ro and stores the contents of Rd

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 1 L B 0 Ro Rb Rd

Source/destination register

Base register


Byte/Word flag
0-1; number ever of quantity

Load/Store flag
1: Load/Store flag
1: Load/Store flag
1: Load/Store flag
1: Load/Store flag

at the address.
30 © Ville Pietikäinen 2002 Embedded 3_ARM_2003.ppt/19112002



- Format 8: Load / store signextended byte / halfword
- LDSB, LDSH, LDRH, STRH




S	Н	THUMB assembler	ARM equivalent	Action
0	0	STRH Rd, [Rb, Ro]	STRH Rd, [Rb, Ro]	Store halfword: Add Ro to base address in Rb. Store bits 0-15 of Rd at the resulting address.
0	1	LDRH Rd, [Rb, Ro]	LDRH Rd, [Rb, Ro]	Load halfword: Add Ro to base address in Rb. Load bits 0-15 of Rd from the resulting address, and set bits 16-31 of Rd to 0.
1	0	LDSB Rd, [Rb, Ro]	LDRSB Rd, [Rb, Ro]	Load sign-extended byte: Add Ro to base address in Rb. Load bits 0-7 of Rd from the resulting address, and set bits 8-31 of Rd to bit 7.
1	1	LDSH Rd, [Rb, Ro]	LDRSH Rd, [Rb, Ro]	Load sign-extended halfword: Add Ro to base address in Rb. Load bits 0-15 of Rd from the resulting address, and set bits 16-31 of Rd to bit 15.


31 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002


Format 9

- Format 9: Load / store with immediate offset
- LDR, LDRB, STR, STRB




L	В	THUMB assembler	ARM equivalent	Action
0	0	STR Rd, [Rb, #Imm]	STR Rd, [Rb, #Imm]	Calculate the target address by adding together the value in Rb and Imm. Store the contents of Rd at the address.
1	0	LDR Rd, [Rb, #Imm]	LDR Rd, [Rb, #Imm]	Calculate the source address by adding together the value in Rb and Imm. Load Rd from the address.
0	1	STRB Rd, [Rb, #Imm]	STRB Rd, [Rb, #Imm]	Calculate the target address by adding together the value in Rb and Imm. Store the byte value in Rd at the address.
1	1	LDRB Rd, [Rb, #Imm]	LDRB Rd, [Rb, #mm]	Calculate source address by adding together the value in Rb and Imm. Load the byte value at the address into Rd.







- Format 14: Push / pop registers
- PUSH, POP



L	R	THUMB assembler	ARM equivalent	Action
0	0	PUSH { Rlist }	STMDB R13!, { Rlist }	Push the registers specified by Rlist onto the stack. Update the stack pointer.
0	1	PUSH { Rlist, LR }	STMDB R13!, { Rlist, R14 }	Push the Link Register and the registers specified by Rlist (if any) onto the stack. Update the stack pointer.
1	0	POP { Rlist }	LDMIA R13!, { Rlist }	Pop values off the stack into the registers specified by Rlist. Update the stack pointer.
1	1	POP { Rlist, PC }	LDMIA R13!, { Rlist, R15 }	Pop values off the stack and load into the registers specified by Rlist. Pop the PC off the stack. Update the stack pointer.

1 1 0 0 L Rb

- Format 15: Multiple load / store
- LDMIA, STMIA


L	THUMB assembler	ARM equivalent	Action
0	STMIA Rb!, { Rlist }	STMIA Rb!, { Rlist }	Store the registers specified by Rlist, starting at the base address in Rb. Write back the new base address.
1	LDMIA Rb!, { Rlist }	LDMIA Rb!, { Rlist }	Load the registers specified by Rlist, starting at the base address in Rb. Write back the new

Load/Store bit
 0 - Store to memory
 1 - Load from memor

35 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Format 16


- Format 16: Conditional branch
- BEQ, BNE, BCS, BCC, BMI, BPL, BVS, BHI, BLS, BGE, BLT, BGT, BLE



Cond	THUMB assembler	ARM equivalent	Action
0000	BEQ label	BEQ label	Branch if Z set (equal)
0001	BNE label	BNE label	Branch if Z clear (not equal)
0010	BCS label	BCS label	Branch if C set (unsigned higher or same)
0011	BCC label	BCC label	Branch if C clear (unsigned lower)
0100	BMI label	BMI label	Branch if N set (negative)
0101	BPL label	BPL label	Branch if N clear (positive or zero)
0110	BVS label	BVS label	Branch if V set (overflow)
0111	BVC label	BVC label	Branch if V clear (no overflow)
1000	BHI label	BHI label	Branch if C set and Z clear (unsigned higher)
1001	BLS label	BLS label	Branch if C clear or Z set (unsigned lower or same)
1010	BGE label	BGE label	Branch if N set and V set, or N clear and V clear (greater or equal)
1011	BLT label	BLT label	Branch if N set and V clear, or N clear and V set (less than)
1100	BGT label	BGT label	Branch if Z clear, and either N set and V set or N clear and V clear (greater than)
1101	BLE label	BLE label	Branch if Z set, or N set and V clear, or N clear and V set (less than or equal)

Format 17 and Format 18

- Format 17: Software interrupt
- SWI value8
- Used to enter interrupt routine (svc mode) pointed by contents of address 0x8.
 Interrupt service is executed in ARM-state.
- Format 18: Unconditional branch
- B label, ARM equivalent BAL



37 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Format 19

- Format 19: long branch with link
- BL label
- 32-bit instructions in two half words: Instruction 1 (H=0) contains the upper 11 bits of the target address. Instruction 2 (H=1) contains the lower 11 bits of the target address.




ARM9(TDMI)

- ARM7 microarchitecture is getting old and will be replaced with ARM9
- ARM9 realizes the same (v4T) instruction set that ARM7 and is thus binary compatible
- Pipeline length is 5 stages instead of ARM7 3 stages. This allows for faster clocking.
- Available with TDMI extensions
- ARM92x: ARM9TDMI and caches as a macrocell
- Caches are separate for instructions and data (Harvardarchitecture)

39 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM9

ARM9 claims 143
 MIPS@130 MHz -> more
 than one instruction per
 clock cycle -> not explained
 with pipeline modification,
 must have increased
 parallelism?



ARM10(TDMI)

- ARM10TDMI processor core:
 - Realizes the ARM instruction set with binary compatibility including the Thumb extension
 - Instruction set expanded to version 5 (v5TE), 32x16 MAC-multiplier
 - 6-stage pipeline for fixed point instructions

	31 30 29 28	27	26	25	24	23	22	21	20	19 18 17 19	10	5 14 13 12	11	10 9 8	7	6	5	4	3	2	1 (
Data processing Immediate	cond	0	0	1		o	p		S	Rn	Т	Rd	Τ	rotate	Γ		i	nme	ediat	te	
Data processing Immediate shift	cond	0	0	0		ppo	ode		s	Rn	Τ	Rd	Τ	shift imme	i	si	hift	0	Г	Rn	n
Data processing register shift	cond	0	0	0		ppo	ode		s	Rn	Τ	Rd	Τ	Rs	0	si	hift	1	Г	Rn	n
Multiply	cond	0	0	0	0	0	0	Α	s	Rd	Т	Rn	Τ	Rs	1	0	0	1	Г	Rn	n
Multiply long	cond	0	0	0	0	1	U	Α	S	RdHi	I	RdLo	Ι	Rs	1	0	0	1	Γ	Rn	n
Move from Status register	cond	0	0	0	1	0	R	0	0	SBO	Τ	Rd	Τ			S	ΒZ			_	
Move immediate to Status register	cond	0	0	1	1	0	R	1	0	Mask	Τ	SBO	Ι	rotate	Γ		is	nme	odiat	to	
Move register to Status register	cond	0	0	0	1	0	R	1	0	Mask	Τ	SBO	Γ	SB	2			0	Г	Rn	n
Branch/Exchange instruction set	cond	0	0	0	1	0	0	1	0	S80	Т	SBO	Τ	SBO	0	0	L	1	Г	Rn	n
Load/Store immediate offset	cond	0	1	0	Р	U	В	w	L	Rn	Т	Rd	Τ		ŀ	mm	edia	ite	_	_	
Load/Store register offset	cond	0	1	1	Р	U	В	w	L	Rn	T	Rd	T	shift imme	i	si	hift	0	Т	Rn	n
Load/Store halfword/signed byte	cond	0	0	0	Ρ	U	1	w	L	Rn	Τ	Rd	Ι	Hi Offset	1	s	н	1	L	.o Of	fset
Load/Store halfword/signed byte	cond	0	0	0	Р	U	0	w	L	Rn	Τ	Rd	Τ	SBZ	1	S	н	1	Г	Rn	n
Swap/Swap byte	cond	0	0	0	1	0	В	0	0	Rn	Т	Rd	Τ	SBZ	1	0	0	1	Г	Rn	n
Load/Store multiple	cond	1	0	0	Ρ	U	s	w	L	Rn	Т			Regis	ter	List			_	Τ	
Coprocessor data processing	cond	1	1	1	0		op	1		CRn	I	CRd	Ι	op_num	Ι	opí	2	0	Π	CR	m
Coprocessor register transfers	cond	1	1	1	0	-	op1		L	CRn	Τ	Rd	Τ	cp_num	Γ	op2	2	1	Г	CR	m
Coprocessor load and store	cond	1	1	0	Р	U	N	w	L	Rn	Т	CRd	Τ	cp_num	Γ		8,	bit	offs	et	
Branch and Branch with link	cond	1	0	1	L					-		24_bit	La	ffset							
Software interrupt	cond	1	1	1	1	Г						swi_n	un	ber							
Undefined instruction	cond	0	1	1	х	x	х	х	х	x x x x	х	x x x	×	x x x	х	х	х	1	x	x :	x >


Shift by immediate
Add/Subtract register
Add/Subtract immediate
Add/Subtract/Compare immediate
Data-processing register
Special data processing
Load from literal pool
Load/Store Word/Byte Register
Load/Store Signed Byte/Halfword Register
Load/Store Word/Byte Immediate
Load/Store Halfword immediate
Load/Store to/from stack
Add/Subtract to/from SP or PC
Adjust stack pointer
Push/Pop register list
Load/Store Multiple
Conditional branch
Software interrupt
Unconditional branch

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	0	0	0	opc	ode		immediate					Rm			Rd				
[0	0	0	1	1	0	ор		Rm			Rn		Rd					
	0	0	0	1	1	1	ор	im	media	ate		Rn			Rd				
[0	0	1	opo	ode		RdJR	,				imme	ediate						
	0	1	0	0	0	0		opo	ode			Rm Rt	,		RdjRt	1			
Ī	0	1	0	0	0	1	орс	ode	H1	H2		Rm			1				
[0	1	0	0	1		Rd			PC-relative offset						et			
	0	1	0	1	L	В	0	Rm				Rn		Rd					
Ī	0	1	0	-1	н	S	1	1 Rm				Rn			Rd				
	0	1	1	В	L		im	media	ite			Rn			Rd				
Ī	1	0	0	0	L		immediate					Rn		F	Rd .				
	1	0	0	1	L		Rd				SF	-relat	ive of	fset					
	1	0	1	0	SP		Rd					imme	ediate	,					
[1	0	1	-1	SBZ	0	SBZ	SBZ				imme	ediate	,					
	1	0	1	1	L	1	SBZ	R				regist	er_lis	t					
Ī	1	1	0	0	L		Rn					regist	er_lis	t					
	1	1	0	1		0	ond					off	set						
	1	1	0	-1	1	1	1	1				SWIr	umbe	ır					
ſ	1	1	1	0	0						offse	t							
ĺ	1	1	1	0	1					of	fset					0			
[1	1	1	-1	0						offse	t							
Ī	1	1	1	-1	1						offse	t							

41 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002


ARM₁₀

- Improved instruction execution:
 - Added parallelism, branch prediction, 64place TLB (Translation Look aside Buffer), parallel store/load unit, caches
 - Claims 400 MIPS @ 333 MHz (ARM1020TE macrocell, 32+32kB caches, 10 mm2 / 0.15u 5 metal layer process, <0.85 mW / MHz)




ARM extensions: VFP10

- VFP10 i.e. Vector Floating Point Processor
 - Floating point extension to ARM10, IEEE-754:n compliant
 - 7-stage ALU-pipeline, 5-stage load/store-pipeline
 - single and double precision operations, 32 SP registers on top of 16 DPregisters



ARM extensions: Jazelle

- Jazelle = Java-bytecode executing extension, in practice adds third instruction set to an ARM-processor core
- New Java operating mode:



BXJ Rm Cond Rm

140 Java-instructions are executed directly in hardware, rest 94 by emulating with multiple ARMinstructions


Used to cache Java expression stack Local variable 0 ('this' pointer) Pointer to table of SW handlers R0-R3 R5 R5 R6 R7 R8 R9-R11 R12, R14 Pointer to table of SW handlers Java stack pointer Java variables pointer Java constant pool pointer Reserved for JVM (not used by h/w) Scratch usage / Java return address

Use of ARM Registers in Jazelle State

R13 Machine stack pointer

44 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002


Example of software architecture:




Context Switching?

ARM extensions: AMBA

- AMBA-bus:
- ASB i.e. AMBA System Bus
- APB i.e. AMBA Peripheral Bus



AHB i.e. AMBA High bandwidth Bus




45 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

ARM as a standard component

- Even tough ARM is mostly used as a processor core in SoC and other ASICs have some manufacturers brought ARMbased standard products to market
- Examples of manufacturers: Atmel, Cirrus Logic, Hyundai, Intel, Oki, Samsung, Sharp ...
- Most of the products are based on 7TDMI-core, some to 720Tand 920T-cores
- ARM + FPGA: Altera and Triscend
- In addition, there are a number of ASSP (Application Specific Standard Product) -chips available for example to communication applications (Philips VWS22100 = ARM7 based GSM baseband chip).

Atmel ARM

- AT91-series:
 - ARM7TDMI-core
 - External bus controller
 - A load of peripherals
 - Variable amount of SRAM on die (up to 2 megabits)





47 © Ville Pietikäinen 2002 Embedded_3_ARM_2003.ppt / 19112002

Altera ARM + FPGA

- ARM922T macrocell and programmable logic on same chip
 - System-on-a-programmable-chip

Feature	EPXA1	EPXA4	EPXA10
Maximum system gates	263,000	1,052,000	1,772,000
Typical gates 100,000	400,000	1,000,000	
Logic elements (LEs)	4,160	16,640	38,400
Embedded system blocks (ESBs)	26	104	160
Maximum RAM bits	53,248	212,992	327,680
Maximum macrocells	416	1,664	2,560
Maximum user I/Os	178	360	521
Single-port SRAM	32 Kbytes	128 Kbytes	256 Kbytes
Dual-port SRAM 16 Kbytes	64 Kbytes	128 Kbytes	





What does it look like on silicon?

- ARM7TDMI
- 5kB SRAM
- 130k ports of logic
- USB-port

