MSM5218

ADPCM SPEECH ANALYSIS/SYNTHESIS IC

GENERAL DESCRIPTION


The MSM5218 is a complete speech analysis/synthesis LSI featuring the Adaptive Differential Pulse Code Modulation (ADPCM) method of data compression. The MSM5218 contains an analysis stage where serial PCM data is compressed to 3- or 4-bit parallel ADPCM data. In addition, a synthesis stage synthesizes PCM data from ADPCM data. This PCM data can be output directly or routed to the internal 10-bit DAC for analog signal output.

In addition to simplifying speech analysis and simulation, this circuit enables users to develop their own speech analysis and synthesis systems.

FEATURES

- One-chip speech analyzer/synthesizer
- 3- or 4-bit ADPCM system
- ADPCM data compatible with Oki's synthesis LSI MSM5205RS
- Single power supply
- Variable sampling frequency (4 kHz, 6 kHz, 8 kHz)
- Low power consumption CMOS process (15 mW typical)
- Built-in 10-bit D/A converted for analog output
- Handshaking signals provided for synchronous operation with an external A/D converter.
- 24 pin plastic DIP, 32 pin plastic flat.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

(Top View) 24	Lead Plastic DIP	(Top View) 32 Lead P	Plastic Flat Package
VCK 1 D0 2 D0 2 D0 3 NC 4 D0 5 NC 7 Ana/Syn 8 48/38 9 S1 10 S2 11 S1CK 12 NC 13 ADS1 14 NC 15 V _{SS} 16	32 V _{DD} 33 XT 30 NC 29 XT 28 RESET 27 BIN/TOC 26 NC 25 MSB/SO 24 DAOUT 23 NC 22 T2 21 T1 20 DAS 19 SOCK 16 NC 17 SCON	VCK 1 Do 2 D1 3 D2 4 D3 5 Ana/Syn 6 4B/3B 7 S1 8 S2 9 SICK 10 ADSI 11 V _{SS} 12	24 V _{DD} 23 XT 22 XT 21 RESET 20 BIN/TOC 19 MSB/SO 18 DAOUT 17 T1 16 T2 15 DAS 14 SOCK 13 SCON

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25° C	-0.3 to V _{DD}	٧
Power dissipation	P _D	Ta = 25°C	200 max	mW
Storage temperature	Tstg	_	-55 to +150	°C

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may after device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Conditions	Ratings	Unit	
Power supply voltage	V _{DD}	_	+3 to +6	V	
Operating temperature	Тор		-30 to +70	°C	

D.C./A.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, Ta = -30$ °C to +70°C, unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Тур.	Мах.	Unit
Input High Voltage	V _{IH}	All input except T ₁ , T ₂	4.2	_	_	٧
Input Low Voltage	V _{IL}	All inputs except T ₁ , T ₂	_	_	0.8	V
Input High Current(1)	1 _{IH}	V _{IN} = V _{DD}	_	_	1	μА
Input Low Current	I _{IL}	V _{IN} = 0V	_	_	-1	μA
Output High Current	l _{он}	SCON, VCK, SOCK, MSB/SO, D0~D3 Vo = 4.2V	-50	_	_	μΑ
Output Low Current	l _{OL}	SCON, VCK SOCK, MSB/SO, D0 ~ D3 Vo = 0.4V	50	_	_	μΑ
Oscillator Frequency	fosc	Specified Oscillator	_	384	768	kHz
Operating Current Operating Current	. I _{DD}	f _{VCK} = 8 kHz f _{VCK} = 16 kHz	=	3 6	6 12	mA mA
DA. OUT Output Impedance	V _{OR}		100	_	kΩ	
D/A Accuracy (Internal 10-bit D/A)	V _E	Full Scale V _{DD} = +5V	_	±4	_	LSB
SICK Clock Frequency	f _{SICK}		_	_	500	kHz
Input High current (2)	I _{IH2}	V _{IN} = V _{DD} Note 1	20		400	μΑ

Note1: Applicable for Reset

PIN DESCRIPTION

Dia Massa	Terminal		
Pin Name	24 DIP	32 FLT	1/0
VCK	1	1	0
This pin outputs a signal	whose frequency is equal to	the sampling frequency se	elected by S1, S2 input
D ₀	2	2	1/0
D ₁	3	3	1/0
D ₂	4	5	1/0
D ₃	5	6	1/0
Data I/O port for the AD	PCM data. For 3-bit ADPCM	I data, Do input is not use	ed.
ANA/SYN	6	8	I/O
	tion selector. Controls data I/sis and synthesis occur. Whe		
4B/3B	7	9	0
Specifies whether 3-bit	or 4-bit ADPCM data is to be	used. High = 4-bit.	
S ₁	8	10	1
S2	9	11	1
hese inputs select the	sampling frequency according	ng to figure 1.	
SICK	10	12	l
Clock input for clocking	in serial PCM data from an e	external ADC into the inte	rnal 12-bit shift resiste
ADSI	11	14	1
Serial PCM data input.			
V _{SS}	12	16	1
around (0V)	<u> </u>		- h
SCON	13	17	0
Output which signals the	e start of conversion.		
SOCK	14	19	0
ynchronized with the ou	output mode is selected (DAS tput of the serial PCM data the the positive edge of this 19	rough the MSB/SO pin. Ea	
<u></u>			0

Pin Name	Terminal N		
	24 DPI	32 FLT	- I/O
T1 T2	17 16	21 22	1
IC test pins used at facto is left open.	ry for testing purposes only. C	during normal operation, T	1 is grounded and T2
DAOUT	18	24	0
Analog signal output pin.			
MSB/SO	19	25	0
	n — MSB of the data in the int = L) is selected. When serial P ked out of this pin.		
BIN/TOC	20	27	i
Specifies whether the inp	out serial PCM data is in bina	ry or 2's complement for	m.
RESET	21	28	ı
An active high input which true for at least one VCK	th initializes the MSM5218RS time.	internal circuitry. To be e	ffective, must be held
XT	22	29	I
XT	23	31	1
Oscillator inputs for a 38	4 kHz crystal or ceramic reso	nator (Figure 2).	
V _{DD}	24	32	1

Power supply pin. (typical +5V)

S1	S2	Sampling Frequency
L	L	4 kHz (384 kHz/96)
L	н	6 kHz (384 kHz/64)
Н	L	8 kHz (384 kHz/48)
Н	Н	Prohibited

Note: The 384 kHz oscillator must be used whether 4 kHz, 6 kHz, 8 kHz.

With 384 kHz oscillator. Other oscillator frequencies are possible and will proportionately modity the sample rate.

Figure 1





Figure 2

ANALYSIS WITH SIMULTANEOUS SYNTHESIS (fsample = 8kHz)



SYNTHESIS ONLY (fsample = 8kHz)




Figure 3

BLOCK DIAGRAM - ANALYZER




Figure 4

BLOCK DIAGRAM - SYNTHESIZER




Figure 5

DISTINCTION BETWEEN MSM5218 AND MSM5205

Both Synthesis stages (MSM5218 and MSM5205) work with the same method. However, with the exception that MSM5218 is equipped with an overflow protection.

In other words, when all 12 PCM bits become '1' any further exceeding analog input would cause a data overflow which is catched and re-routed as the MSB in case of MSM5218.

MSM5205 returns to 'all bits zero' when a data overflow sets in.

Therefore, the DA output of MSM5205 is distorted badly.

When MSM5218 is being used to generate ADPCM data for playback on MSM5205, the peak to peak input level to the A to D converter should be limited to 80% of the converters maximum input range. The use of an automatic gain control (AGC) amplifier or a hard limiter is recommended.

ANALYZER/SYNTHESIZER




Figure 6 Typical Application analyzer/synthesizer