


System Block Diagram



"If you don't use a current limiting resistor the LED will light up orange! Because of the fire! Because sometimes Daddy makes mistakes."

– Milo, Age 4.5

License: CC0 1.0 Universal (Public Domain Dedication)
 Signals with B-prefix are level-shifted from 3V3 to 5V
 Unspecified capacitors are rated for 25V or higher
 Unspecified resistors are 1% and rated for 62.5mW or higher
<https://is.gd/6hpvh6>

Sheet: /
 File: Mainboard.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
 KiCad E.D.A. 8.0.7

Rev: A
 Id: 1/17

CPU and RAM operate at 3V3 so that the system bus and CPU control signals can be directly shared with the FPGA.

Level shifters are used for connections to the 5V I/O section. This design avoids needing level shifters for A[5..16].

The FPGA deasserts BE (Bus_Enable) to transition the CPU's Address, Data, and RW buffers to high-Z when the FPGA drives the bus.





A single 128KB SRAM chip is used for the 32K main RAM, 64K expansion RAM, 2K display RAM, 2K character ROM and 26K system ROM. ROMs are initialized by the MCU on POR (via SPI -> bus bridge provided by the FPGA).

A[15:0] are the address of the shared system bus, which is connected to the CPU, I/O, FPGA and most RAM address pins. The exceptions are RAM_A[16:15,11:10], which are driven exclusively by the FPGA.

RAM_A[11:10] is used by the FPGA to mirror display RAM when the CPU accesses the range \$8000-8FFF.

40 column PET has 1k of screen RAM, mirrored 4 times.
80 column PET has 2k of screen RAM, mirrored 2 times.

RAM_A[16:15] is used by the FPGA to implement bank switching when the CPU accesses the ranges \$8000-FFFF. The FPGA monitors writes to the control register at \$FFF0 to determine which bank is currently selected.



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /CPU \ RAM/
File: CPU.kicad_sch

Title: EconoPET 40/8096


Size: A Date: 2023-10-01

KiCad E.D.A. 8.0.7

Rev: A

Id: 2/17

+9V Unreg Supply



18.3 VAC C.T. arrives on pins 1/5.


Rectified +9V DC leaves on pin 4, is externally connected to a 23000uF capacitor to reduce ripple, and returns on pin 2.

Pins 8/9 are not used by the replacement board. The PET power supply delivers 17 VAC on pins 8/9, which was used by the original mainboard to produce +16V DC for internal accessories.


The CRT gets power directly from the transformer.

Capacitors must be derated by ~30% for AC:
9V AC * 1.415 = -13V DC

Mounting Holes



+6.1V Supply



LM317A
 $V_{out} = 1.25V \times (1 + R2/R1)$
 $\Delta V_{out} = 3-40V$

Protection diodes not required:
 $V_{out} < 25V$
 $C_o < 25\mu F$
 $C_{adj} < 10 \mu F$


6.1V @ ~700ma max
(~350ma per cassette port)

Voltage and limits derived from PET schematics and datasheets


Voltage is non-critical as the dataset speed is controlled by a mechanical governor.

Heatsink does not appear to be required.


+5V Supply



Power Headers



+1.25V Supply




LM317A:
 $\Delta V_{out} = -3V$ (at $\geq 10ma$)
Use 120R load resistor

FPGA_VCCA is the analog VCORE source for PLLs

T8/T20Q144 Power Requirements
Absolute max VCORE: 1.42V
Typical: 1.15V - 1.25V

+3.3V Supply



AMS1117-3.3:
 $\Delta V_{out} = 1.3V$
 $I_L(MIN) = 10ma$
Use 330R load resistor

AMS1117 internal protection diodes
sufficient with output caps < 1000uF
0.5R adjusts ESR of MLCC

Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /POWER/
File: POWER.kicad_sch

Title: EconoPET 40/8096


Size: A Date: 2023-10-01

KiCad E.D.A. 8.0.7

Rev: A

Id: 3/17

Magic



MCU responsibilities:

- Generate FPGA_CLK
- Configure FPGA at POR
- Initialize SRAM with ROM images
- Read back video RAM and output to HDMI (bit-banged DVI)
- Report USB keyboard matrix to FPGA

FPGA responsibilities:

- Timing / address decoding
- Native PET video generation / CRTIC
- Expose sysem bus to MCU (via SPI)
- Intercept PIA1 to inject USB keyboard

SRAM is shared between the 6502 and the FPGA by using an effective bus speed of 8 MHz taking turns in round-robin fashion.

From the CPU and I/O chip's perspective, PHI2 is "stretched" with a 1/8th duty cycle. From the FPGA's perspective, there is an 8 MHz clock and 8 clock enable signals, which are used as follows:

- 0: Read/write to SRAM to service SPI request from MCU
- 1: Read even character from VRAM
- 2: Read even character bitmat from "ROM"
- 3: Read odd character from VRAM
- 4: Read odd character from "ROM"
- 5: Read/write to SRAM to service SPI request from MCU
- 6: Setup for next CPU cycle
- 7: Pulse PHI2

(Note: Above subject to change with firmware updates.)

Shift 5V -> 3V3:

$$V_{OUT} = V_{IN} * (R2 / (R1 + R2))$$


VIN = 5.1V
R1 = 5.6k - 1%
R2 = 10k + 1%
VOUT = 3.29V

PIAs and VIA operate at 5V logic levels for compatible I/O.

CPU and RAM operate at the same 3V3 logic levels as the FPGA and MCU to reduce the amount of level shifting required.

D[0..7] are the only bidirectional lines that need to be shifted. The direction of D[0..7] is controlled by RW.

Level Shifting



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /MAGIC/
File: MAGIC.kicad_sch

Title: EconoPET 40/8096


Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 4/17

CDONE is open drain and requires pullup to enter user mode.

TDO is terminated by the programmer at the receiving end.

TODO: Cleanup








Pull $\overline{\text{CRESET}}$ low to reset FPGA until MCU is ready.
Note that MCU drives $\overline{\text{CRESET}}$ through 10k resistor so it can be overridden by programmer when connected.

Pull CSI high to enable FPGA configuration
Pull TEST_N high to deactivate test mode
Pull CBUS[2:0] high for SPI x1
Leave CBSEL[1:0] floating (not using multi-image)

MCU config:
MCU drives SS_N low to select passive SPI
MCU transitions $\overline{\text{CRESET_N}}$ low \rightarrow high to begin (320 ns)
MCU sends bitstream via CCK and CD10
FPGA asserts CDONE on success, NSTATUS on error


PROG drives $\overline{\text{SPL_EN}}$ low during SPI Passive or JTAG programming. We use this to reset the MCU.



Title: EconoPET 40/8096

Size: A Date: 2023-10-01

KiCad E.D.A. 8.0.7




Signals with B-prefix are level-shifted from 3V3 to 5V
 Unspecified capacitors are rated for 25V or higher
 Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /IO/
 File: IO.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
 KiCad E.D.A. 8.0.7



Rev: A
 Id: 6/17



USER PORT

The VIDEO_OR_5V jumper allows partial compatibility with VIC-20 and C64 user port peripherals by delivering +5V on PIN_2 instead of PET video.

(Example: TexElec SNES adapter)



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /USER/
File: USER.kicad_sch


Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 8/17

CASSETTE PORTS

Solder jumpers allow cassette ports A/B to be configured as device 1 or 2. This is to support the original chicklet PETs where the internal cassette port is device 1 for use with the built-in Datasette.



Place decoupling cap near CASS_B connector.
CASS_A has sufficient decoupling nearby.


Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /CASS/
File: CASS.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 9/17



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /Keyboard/
File: Keyboard.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 10/17



Audio

PET CB2 and DIAG are inputs to FPGA. FPGA implements AND gate and outputs AUDIO source. This saves an IC and allows for experimental enhancements, like SID emulation at \$8F00.

The AUDIO source is $\Delta\Sigma$ encoded 1-bit output from the FPGA (3V3 at 64 MHz).

The 1u capacitor and 12k resistor adjusts this to line-level audio, which is $\pm 0.5V$ AC for consumer electronics.

(Note that amplifiers and powered speakers typically provide a 10k resistor to ground to form a voltage divider.)




Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /AUDIO/
File: Audio.kicad_sch


Title: EconoPET 40/8096

Size: A	Date: 2023-10-01
KiCad E.D.A. 8.0.7	

Rev: A
Id: 11/17



VIDEO HEADER



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /VIDEO/ File: VIDEO.kicad_sch		Rev: A
Title: EconoPET 40/8096		
Size: A	Date: 2023-10-01	
KiCad E.D.A. 8.0.7		Id: 12/17

The MCU configures the FPGA using SPI0. Afterward, the MCU can communicate asynchronously with the system bus over SPI0 using the FPGA as a bridge.

Core0 also processes USB keyboard input and passes the current USB keyboard matrix to the FPGA, which injects it into the system bus when the CPU reads \$E812.

(Note: Above subject to change with firmware updates.)


CL=20pF
Co=7pF
DL=1-200μW (100uW typical)
ESR=80Ω

$$\begin{aligned}C &= 2 \cdot C_L - 2 \cdot C_{\text{stray}} \\C_L &= 20 \text{ pF}, C_{\text{stray}} = 2-5 \text{ pF} \\C &= 30-36 \text{ pF}\end{aligned}$$

We use this to hold the MCU in reset when externally programming the FPGA during development. Aside from being a convenience, this avoids contention on `SPI0_CS`, which the T8Q144 requires to be driven low (even when using JTAG).

MENU/RESET button input for MCU.
On short press, MCU triggers a CPU reset.
On long press, MCU (re)enters boot menu.


10k resistor on $\overline{\text{CRESET}}$ enables programmer to override MCU during development.



Rev: A
Id: 13/17

DVI VIDEO

Technically, not true HDMI. This is the DVI
TMDS protocol over an HDMI connector.




Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher


Sheet: /MAGIC/MCU/DVI/
File: DVI.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 14/17






Flash

16MiB Quad SPI flash memory for MCU.

Holding BOOTSEL at power on puts the MCU into programming mode, allowing new firmware to be uploaded via USB for initial programming and recovery.

(Typically, firmware updates happen via microSD instead.)



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors are rated for 25V or higher
Unspecified resistors are 1% and rated for 62.5mW or higher

Sheet: /MAGIC/MCU/Flash/
File: FLASH.kicad_sch

Title: EconoPET 40/8096

Size: A	Date: 2023-10-01
---------	------------------

KiCad E.D.A. 8.0.7

Rev: A

Id: 17/17