


The bus is shared with the FPGA. The FPGA deasserts BE (Bus Enable) to transition the CPU's Address, Data, and RW buffers to high-Z while the FPGA drives the bus.

CPU and RAM operate at 3V3 to interface directly with the FPGA. Level shifters are used for connections to the 5V I/O section. This split avoids needing level shifters for A[5..16].



RES, IRQ, NMIC, and RDY are open-drain and wire ORed.
SOD is pulled high by the FPGA.

{RAM_A}D

To improve routing, address and data lines are arbitrarily assigned to the address and data pins of the SRAM.





A single 128KB SRAM chip is used for the 32K main RAM, 64K expansion RAM, 2K display RAM, 2K character ROM and 26K system ROM. ROMs are initialized by the MCU on POR (via SPI -> bus bridge provided by the FPGA).

A[15:0] are the address of the shared system bus, which is connected to the CPU, IO, FPGA and most RAM address pins. The exceptions are RAM_A[16:15,11:10], which are driven exclusively by the FPGA.

RAM_A[11:10] is used by the FPGA to mirror display RAM when the CPU accesses the range \$8000-8FFF.

40 column PET has 1k of screen RAM, mirrored 4 times.
80 column PET has 2k of screen RAM, mirrored 2 times.

RAM_A[16:15] is used by the FPGA to implement bank switching when the CPU accesses the ranges \$8000-FFFF. The FPGA monitors writes to the control register at \$FFF0 to determine which bank is currently selected.



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more


Sheet: /CPU \ RAM/
File: CPU.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 2/17

+9V Unreg Supply



18.3 VAC C.T. arrives on pins 1/5.


Rectified +9V DC leaves on pin 4, is externally connected to a 23000uF capacitor to reduce ripple, and returns on pin 2.

Pins 8/9 are not used by the replacement board. The PET power supply delivers 17 VAC on pins 8/9, which was used by the original mainboard to produce +16V DC for internal accessories.


The CRT gets power directly from the transformer.

Capacitors must be derated by ~30% for AC:
9V AC * 1.415 = ~13V DC

Mounting Holes



+6.1V Supply



LM317A
 $V_{out} = 1.25V \times (1 + R2/R1)$
 $\Delta V_{out} = 3-40V$

Protection diodes not required:
 $V_{out} < 25V$
 $C_o < 25\mu F$
 $C_{adj} < 10 \mu F$


6.1V @ ~700ma max
(~350ma per cassette port)

Voltage and limits derived from PET schematics and datasheets


Voltage is non-critical as the datasette speed is controlled by a mechanical governor.

Heatsink does not appear to be required.


+5V Supply



Power Headers



+1.25V Supply




LM317A:
 $\Delta V_{out} = -3V$ (at $\geq 10ma$)
Use 120R load resistor

T8/T20Q144 Power Requirements
Absolute max VCORE: 1.42V
Typical: 1.15V - 1.25V

FPGA_VCCA is the analog VCORE source for PLLs

+3.3V Supply



AMS1117-3.3:
 $\Delta V_{out} = 1.3V$
 $I_L(MIN) = 10ma$
Use 330R load resistor

AMS1117 internal protection diodes
sufficient with output caps < 1000uF
0.5R adjusts ESR of MLCC

Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more

Sheet: /POWER/
File: POWER.kicad_sch

Title: EconoPET 40/8096


Size: A Date: 2023-10-01

KiCad E.D.A. 8.0.7

Rev: A

Id: 3/17

Magic



MCU responsibilities:

- Generate FPGA_CLK
- Configure FPGA at POR
- Initialize SRAM with ROM images
- Read back video RAM and output to HDMI (bit-banged DVI)
- Report USB keyboard matrix to FPGA

FPGA responsibilities:

- Timing / address decoding
- CRTC emulation / native PET video generation
- Expose system bus to MCU (via SPI)
- Intercept PIA1 to inject USB keyboard

SRAM is shared between the 6502 and the FPGA by using an effective bus speed of 8 MHz taking turns in round-robin fashion.

From the CPU and I/O chip's perspective, PHI2 is "stretched" with a 1/8th duty cycle. From the FPGA's perspective, there is an 8 MHz clock and 8 clock enable signals, which are used as follows:

- 0: Read/write to SRAM to service SPI request from MCU
- 1: Read even character from VRAM
- 2: Read even character bitmat from "ROM"
- 3: Read odd character from VRAM
- 4: Read odd character from "ROM"
- 5: Read/write to SRAM to service SPI request from MCU
- 6: Setup for next CPU cycle
- 7: Pulse PHI2

(Note: Above subject to change with firmware updates.)

Shift 5V → 3.3V:

$$V_{OUT} = V_{IN} * (R2 / (R1 + R2))$$

$$V_{IN} = 5.1V$$

$$R1 = 5.6k \pm 1\%$$

$$R2 = 10k \pm 1\%$$


$$V_{OUT} = 3.29V$$

PIAs and VIA operate at 5V logic levels for compatible I/O.

CPU and RAM operate at the same 3.3V logic levels as the FPGA and MCU to reduce the amount of level shifting required.

D[0..7] are the only bidirectional lines that need to be shifted. The direction of D[0..7] is controlled by RW.

Level Shifting



Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more

Sheet: /MAGIC/

File: MAGIC.kicad_sch


Title: EconoPET 40/8096


Size: A Date: 2023-10-01

KiCad E.D.A. 8.0.7

Rev: A

Id: 4/17





Signals with B-prefix are level-shifted from 3V3 to 5V
 Unspecified capacitors rated for 25V or more
 Unspecified resistors rated for 62.5mW or more

Sheet: /IEEE/
 File: IEEE.kicad_sch



Title: EconoPET 40/8096

Size: A Date: 2023-10-01
 KiCad E.D.A. 8.0.7

Rev: A
 Id: 7/17

USER PORT

The jumper allows partial compatibility with VIC-20 and C64 user port peripherals by delivering +5V on PIN_2 instead of PET video.



Signals with B-prefix are level-shifted from 3V3 to 5V
 Unspecified capacitors rated for 25V or more
 Unspecified resistors rated for 62.5mW or more

Sheet: /USER/

File: USER.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01


KiCad E.D.A. 8.0.7

Rev: A

Id: 8/17

CASSETTE PORTS

Solder jumpers allow cassette ports A/B to be configured as device 1 or 2. This is to support the original chicklet PETs where the internal cassette port is device 1 for use with the built-in Datasette.



Place decoupling cap near CASS_B connector.
CASS_A has sufficient decoupling nearby.


Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more

Sheet: /CASS/
File: CASS.kicad_sch

Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7



Rev: A
Id: 9/17



The AUDIO source is $\Delta\Sigma$ encoded 1-bit output from the FPGA (3V3 at 64 MHz).

The 1u capacitor and 12k resistor adjusts this to line-level audio, which is +/- 0.5V AC for consumer electronics.

(Note that amplifiers and powered speakers typically provide a 10k resistor to ground to form a voltage divider.)




Signals with B-prefix are level-shifted from 3V3 to 5V
 Unspecified capacitors rated for 25V or more
 Unspecified resistors rated for 62.5mW or more

Sheet: /AUDIO/
 File: Audio.kicad_sch


Title: EconoPET 40/8096

Size: A Date: 2023-10-01
 KiCad E.D.A. 8.0.7

Rev: A
 Id: 11/17




VIDEO HEADER




Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more

Sheet: /VIDEO/ File: VIDEO.kicad_sch		
Title: EconoPET 40/8096		
Size: A	Date: 2023-10-01	Rev: A
KiCad E.D.A. 8.0.7		Id: 12/17



DVI VIDEO

Technically, not true HDMI. This is the DVI
TMDS protocol over an HDMI connector.



CEC and I2C are for possible future use.

DANGER: Closing the DVI_SCL/DVI_SDA jumpers pulls
the corresponding RP2040 GPIO pins to +5V.

Only do this if you know what you're doing.


Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more


Sheet: /MAGIC/MCU/DVI/
File: DVI.kicad_sch


Title: EconoPET 40/8096

Size: A Date: 2023-10-01
KiCad E.D.A. 8.0.7

Rev: A
Id: 14/17







Signals with B-prefix are level-shifted from 3V3 to 5V
Unspecified capacitors rated for 25V or more
Unspecified resistors rated for 62.5mW or more

Sheet: /MAGIC/MCU/Flash/ File: FLASH.kicad_sch		
Title: EconoPET 40/8096		
Size: A	Date: 2023-10-01	Rev: A
KiCad E.D.A. 8.0.7		Id: 17/17