





APPROVALS		DATE	PROJECT	
ENG:	DI - Puranjan Gaur		CEG 3136	 uOttawa
DSN:	DI - Puranjan Gaur		TITLE  Embedded systems lab	
CHK:	Pierre Adam & Modrag Bole			
REFERENCE DOCUMENTS				
BOM:				
ASSY DWG:			SIZE	DWG NO.
FAB DWG:			B	
PCB DWG:			SCALE:	FILE NAME 00 Block diagram.SchDoc
			SHEET	1 OF 17

3

2

1