


Hello and welcome to this presentation of the STM32 Public Key Accelerator, which is embedded in STM32WB microcontrollers.

It covers the features useful to perform Asymmetric Key Cryptography, which is widely used for cryptographic applications.

Overview •






- PKA greatly accelerate public key cryptography performed by the CPU
- PKA supports many security standards widely used in the world (NIST, IEEE, ANSI...)

Application benefits

- Establish secure communication channels across open networks like the Internet, or provide integrity and authentication via electronic signatures
- Greatly reduces CPU processing time, which is an order of magnitude longer than for symmetric crypto (AES).



Public Key cryptography is part of many security standards and is widely used to establish secure communication channels across unsecure open networks like Internet or to provide authentication via electronic signatures. Software-only solutions can be too slow for real-time applications, impacting the system's overall performance. The PKA peripheral is an efficient hardware accelerator that speeds up the public key cryptography operations performed by the CPU.



Performing public key cryptography requires intensive computing which represents a huge workload when done entirely by software. The Public Key Accelerator lightens the STM32L5 CPU's workload by performing key operations in the PKA core, using dedicated PKA memory.

The CPU loads initial data into the PKA internal RAM, which is located at address offset 0x400. Then in the PKA control register, the CPU specifies the operation which is to be executed and finally asserts the START bit. Once the PKA reports the end of operation (PROCENDF), the CPU reads the resulting data from the PKA RAM, then clears the PROCENDF flag.

Software can abort a PKA operation at any time by clearing the EN bit in PKA_CR register. In this case, the content of the PKA memory is not guaranteed.


The PKA has two error flags: the Address Error flag (ADDRERRF) and the RAM Error Flag (RAMERRF). All flags can generate an interrupt if the corresponding Interrupt

Enable bit is set (PROCENDIE, ADDRERRIE or RAMERRIE).

When the PKA peripheral reset signal is released, the PKA RAM is cleared automatically, taking 894 clock cycles. During this time the setting of the EN bit in PKA_CR is ignored.

Application example: key distribution


- When multiple persons wish to share information in a confidential way it is much more efficient to use two different keys.
 - · One key for encryption of a plaintext message, one key for decryption of a ciphertext message.
- Encryption key is public, so anyone can send an encrypted message to the sole owner of the decryption key (which is private)



Public key cryptography introduces a very elegant solution for the problem of exchanging messages in a confidential way over an unsecure network like the Internet. Each person exchanging messages possesses a private key used to decrypt messages sent to him/her encrypted using his/her public key.

For this technology to work, a trusted central repository of the people's public key is recommended.

4



A digital signature is a powerful technology to ensure the integrity, authentication and non-repudiation of digital assets such as financial transaction tokens.

Person "A" can prepare a signed message by first performing a secure hashing function on it, then encrypting the resulting digest using his private key. The resulting signature is sent alongside with the message to Person "B". Person "B" can verify A's signed message by performing the same hashing function on it, and then use the result when performing the signature verification function using A's public key. The result of the verification function will determine if the message is genuine or not.

PKA Features (1/2)

- Acceleration of asymmetric cryptography (FIPS 186-4, RSA PKCS#1, ANSI X9.62, Brainpool...)
 - Modular exponentiation and its faster CRT version (Chinese Remainder Theorem)
 - ECC scalar multiplication
 - · Point on curve check, critical to verify the received public key (from the other peer)
 - ECDSA signature generation and verification
- Arithmetic and modular operations like addition, subtraction, multiplication, comparison, reduction...



Here is a list of operations the PKA can perform. Acceleration of asymmetric cryptography:

- Modular exponentiation and RSA Chinese Remainder Theorem (CRT) exponentiation
- ECC scalar multiplication and point on curve check
- ECDSA signature generation and verification Arithmetic and modular operations:
- Arithmetic addition, subtraction, multiplication, and comparison
- Modular addition, subtraction, and reduction & inversion
- Montgomery multiplication

Thanks to these operations, the PKA supports many standard Pubic Key algorithms: Modular Exponentiation, CRT exponentiation, RSA cryptography, Elliptic Curve Cryptography (ECC), Digital Signature Algorithm (DSA), and Elliptic Curve DSA (ECDSA).

PKA Features (2/2)

- Capability to handle operands up to 3136 bits for RSA/DH and 640 bits for elliptic curves
 - According to the cryptographic key length recommendation website https://www.keylength.com those key values are future proofs using current computer architectures
- Montgomery domain inward and outward transformations
- AMBA AHB slave peripheral



Public Key Accelerator (PKA) is used to accelerate Rivest, Shamir and Adleman (RSA); Diffie-Hellman (DH); as well as Elliptic Curve Cryptography (ECC) over prime field operations. Supported operand sizes are up to 3136 bits for RSA and DH, and up to 640 bits for ECC.

The PKA is an ARM Advanced Microcontroller Bus Architecture (AMBA) AHB slave peripheral, accessible through 32-bit word single accesses only (otherwise, for writes, an AHB bus error is generated, and write accesses are ignored).

PKA processing time

Modular exponentiation operation (in millisecond)

Exponent	Operand length (in bits)			
length (in bits)	1024	2048	3072	
2 ¹⁶ +1	4 or 2.5 (fast)	11 or 9.5 (fast)	24 or 21 (fast)	
1024	106 or 103 (fast) or 32 (CRT)	豐	-	
2048	-	762 or 750 (fast) or 213 (CRT)	-	
3072	-	-	2500 or 667 (CRT)	

Note1: fast mode requires one Montgomery parameter computation Note2: CRT is Chinese Remainder Theorem optimization

Other operations (in millisecond)

	Modulus length (in bits)			
	256	384	512	521
ECC scalar multiplication	44	124	262	301
ECDSA signature	48	133	278	323
ECDSA verification	95	265	558	651



Here are the modular exponentiation processing times using different exponent and operand sizes.

Figures with the (fast) indication requires the application to perform a Montgomery parameter computation, as this information is needed to run the fast operation. The Montgomery parameter can be reused for several computations in a row, making the overall operations more efficient if repeated many times.

Montgomery multiplication overhead: 1024-bit (+1ms), 2048-bit (+4ms), 3072-bit (+10ms).

Figures are computed for a PKA clock of 110 MHz.

Interrupts and DMA

Interrupt event	Description
PKA end of operation	Set when the computation is completed.
PKA RAM access error	Set when PKA RAM access is detected while PKA operation is in progress.
Access to unmapped address error	Set when PKA RAMaccess is detected out of range (unmapped address)

DMA usage is not supported with the PKA



Here is a summary of the PKA events able to trigger an interrupt in the nested vectored interrupt controller: PKA computation completed, PKA RAM access error, and access to unmapped address error.

The Direct Memory Access (DMA) controller cannot be used with the PKA.

Low-power modes **■**10

Mode	Description	
Run	Adive	
Low power run	Disable by default, can be enabled by software	
Sleep		
Low power sleep		
Stop 0 / Stop 1 / Stop 2	Disabled	
Stand by	Powered-down	
Shutdown		



Here is an overview of the status of the PKA peripheral in each of the low-power modes.

PKA operations are not possible when the device is in Stop mode.

Related peripherals

- Refer to these peripheral trainings linked to this peripheral
 - RCC (PKA clock enable, PKA reset)
 - · Interrupts (NVIC)



This is a list of peripherals related to the PKA. Please refer to these peripheral trainings for more information if needed.

References (1)

- · For more details and additional information, refer to the following
 - RSA
 - PKCS#1: RSA Cryptography Standard (v1.5, 2.1 and 2.2) [RSA Labs]
 - DH
 - · ANSI X9.42: Implementation of Diffie-Hellman [ANSI]
 - PKCS#3: Diffie-Hellman Key Agreement Standard [RSA Labs]
 - Elliptic curves
 - ANSI X9.63: Key Agreement and Key Transport Using Elliptic Curve Cryptography [ANSI]
 - · IEEE 1363: Standard Specifications For Public Key Cryptography [ANSI]

- Elliptic curves (cont.)
 - · ANSI X9.62: The Elliptic Curve Digital Signature Algorithm [ANSI]
 - · FIPS 186-4: Digital Signature Standard (DSS) [NIST]
 - SP 800-56A and SP 800-56B [NIST]
 - · Curve25519: Key establishment based on ECC [Daniel J. Bernstein]



If these links and the reference manual are not enough, please refer to the PKA driver in the STM32CubeMX repository described in the next slide.

References (2)

- For more details and additional information, refer to the following (cont.)
 - STMicroelectronics software references
 - · Two C software libraries are provided to help user developing an application with PKA
 - · Low layer (LL) Library is for experienced users, programming PKA by drect register accesses.
 - · Hardware abstraction layer (HAL) library, providing easy to use functionalities.
 - Those libraries comes with STM32CubeMx (a graphical configuration tool for STM32) directly available on www.st.com:
 - stm82cubemx (www.st.com)
 - Those libraries can be downloaded directly as a .zip in the STM32Cube page corresponding to your STM32 product



For more details and additional information, refer to the following useful software references.