

WAFER MAP DEFECT DIAGNOSIS

Root Cause Analysis & Decision Support Reference Report

Based on the WM-811K Wafer Map Dataset

Explainable AI-Based Decision Support System for Semiconductor Manufacturing

Covers all 8 defect categories: Center · Donut · Edge-Ring · Edge-Loc · Loc · Near-Full · Scratch · Random

1. Introduction & Background

In semiconductor manufacturing, a wafer map visually records the spatial distribution of failed die across the wafer surface after electrical test. Each failed die is plotted at its X-Y coordinate, producing a 2D map that encodes rich information about the underlying process failure that caused the yield loss. Experienced engineers recognize that specific spatial patterns in these maps correlate strongly with specific process equipment failures and manufacturing excursions, a phenomenon that forms the foundation of wafer map-based root cause analysis (RCA).

The WM-811K dataset (MIR Lab, National Cheng Kung University) contains 811,457 wafer maps across 46,393 manufacturing lots, annotated with eight distinct defect pattern categories. This report provides a comprehensive RCA reference for each of these eight categories, integrating with detailed semiconductor process engineering knowledge covering the specific tools, physical mechanisms, and remediation actions associated with each defect type.

Three defect categories have specific academic citations identifying their primary cause:

- Center defects : attributed to failure of the thin film deposition step (Yuan, Kuo & Bae, 2021)
- Edge-Loc defects : attributed to uneven heating during diffusion (Hansen, Nair & Friedman, 1997)
- Loc defects : attributed to excessive vibration of a specific machine (Hansen & Thyregod, 1998)

The remaining five categories (Donut, Edge-Ring, Near-Full, Scratch, Random) are documented in the WM-811K dataset with process-level root cause descriptions, which this report expands into full tool-level analysis.

2. Defect Categories

Table 1 provides a consolidated overview of all eight defect categories, their severity, primary process area, literature-cited root cause, and recommended tools to inspect during investigation.


Defect Pattern	Severity	Primary Process	Cited Root Cause (Literature)	Recommended Tools to Check
Center	Medium	Thin Film Deposition	<i>Failure of thin film deposition step (Yuan, Kuo & Bae, 2021)</i>	CVD chamber, PVD chamber, ALD reactor, Spin coater
Donut	Medium	Photolithography / CMP	<i>Redeposition of dissolved photoresist back to wafer surface</i>	Develop track, EBR nozzle, CMP tool, Wet bench
Edge-Loc	Medium-High	Diffusion Furnace	<i>Uneven heating during diffusion (Hansen, Nair & Friedman, 1997)</i>	Diffusion furnace, Plasma etch chamber, Focus ring, Wafer chuck
Edge-Ring	High	Etching Operations	<i>Abnormal etching operations (WM-811K dataset)</i>	Plasma etch chamber, CVD chamber, PVD chamber, Diffusion furnace, ALD reactor
Loc	Medium	Equipment Vibration / Contamination	<i>Excessive vibration of a specific machine (Hansen & Thyregod, 1998)</i>	Vibrating process tool, Chamber wall, Reticle, Wafer handling robot
Near-Full	Critical	Multiple / Receipt Failure	<i>Receipt failure — most dice on wafer map are defective</i>	Wet bench, CVD/ALD chamber, Plasma etch, Diffusion furnace, Epitaxy reactor
Scratch	High	CMP / Wafer Handling	<i>Human errors or CMP faults during transportation and processing</i>	Wafer handling robot, CMP tool, Cassette/FOUP slots, Lift pins

Random	Variable	Fab Environment / Multiple Tools	Stochastic particle contamination or process instability (WM-811K)	FOUP/SMIF environment, Wet bench, Atmospheric exposure, Process chamber
--------	----------	----------------------------------	--	---

Table 1: Summary of WM-811K wafer map defect categories, root causes, and severity ratings.

3. Center Defect Pattern

Severity: Medium **Primary Process:** Thin Film Deposition **Source:** Yuan, Kuo & Bae (2021) — *Expert Systems with Applications*



3.1 Overview & Pattern Description

The Center defect pattern presents as a dense cluster of failed die concentrated at the geometric center of the wafer, surrounded by largely passing die toward the wafer edges. According to Yuan, Kuo & Bae (2021), this defect originates from failure of the thin film deposition step that is responsible for depositing uniform layers of material (oxides, nitrides, metals, or polysilicon) across the entire wafer surface. The deposition step is critically sensitive to gas flow uniformity, temperature distribution, and chamber geometry. Any deviation from the intended process conditions that preferentially affects the wafer center, whether through gas flow stagnation, temperature hot-spot, or plasma non-uniformity will produce a zone of non-conformant film at the center that translates directly into yield loss for all die in that region.

Pattern characteristics: Dense circular cluster of failed die at wafer center. Typically 10–30% of wafer diameter. Edges and mid-radius regions pass. Defect zone is symmetric about the wafer center point.

Literature citation: Yuan, T., Kuo, S.-H., & Bae, S.-J. (2021). Detection of spatial defect patterns generated in semiconductor fabrication processes. *Expert Systems with Applications*, 190, 116211.

3.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Center defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
CVD Chamber <i>Chemical Vapor Deposition</i>	<i>Primary (cited)</i>	In a CVD showerhead chamber, gas flow dynamics create a stagnation zone directly above the wafer center where precursor gas velocity approaches zero. This stagnation reduces the mass transport rate of reactants to the wafer center, causing thinner or incomplete film deposition at that location. The center of the deposited film becomes non-conformant while the surrounding area, where gas flows laterally outward, receives adequate precursor supply.
PVD Sputtering Chamber <i>Physical Vapor Deposition</i>	<i>Primary</i>	In a magnetron sputtering system, the sputtered atom flux follows a cosine distribution from the target surface. At the wafer center, atoms arrive at near-normal incidence from the full target area; however, if the target-to-wafer distance or power distribution is not optimized, the center can receive either excess or deficient flux compared to mid-radius zones, producing center-concentrated film non-uniformity.
ALD Reactor <i>Atomic Layer Deposition</i>	<i>Contributing</i>	ALD deposits films through sequential self-limiting surface reactions. If precursor gas does not fully saturate the wafer center due to flow dynamics, short pulse duration, or reactor geometry, then incomplete monolayer coverage occurs at the center. Each incomplete cycle compounds, producing a progressively thinner and defective film zone at the center across hundreds of cycles.
Spin Coater <i>Photolithography track</i>	<i>Contributing</i>	Photoresist is dispensed at the wafer center and spread outward by centrifugal force. If spin speed is insufficient or the acceleration ramp is incorrect, excess resist pools at the center rather than spreading uniformly. This creates a thicker resist zone that

		develops differently under UV exposure, producing center-localized patterning failures.
--	--	---

3.3 RCA Knowledge Rules (IF → THEN)


- | | |
|----------|--|
| 1 | CVD showerhead gas stagnation at center
→ <i>Reduced precursor mass transport → thinner / incomplete film at center die zone</i> |
| 2 | PVD target flux non-optimized at center
→ <i>Center receives excess or deficient sputtered atom flux → film thickness deviation at center</i> |
| 3 | ALD pulse duration too short for center saturation
→ <i>Incomplete monolayer coverage at center → cumulative thin film defect after many cycles</i> |
| 4 | Spin coater — insufficient spin speed or wrong acceleration ramp
→ <i>Resist pools at center → thickness non-uniformity → patterning failure at center die</i> |

3.4 Recommended Engineering Actions

- Map deposited film thickness radially using ellipsometry or reflectometry to confirm center thinning
- Inspect CVD showerhead hole pattern for asymmetry or center-zone clogging; recondition or replace
- Optimize PVD target-to-wafer distance and magnetron power profile for center uniformity
- Extend ALD precursor pulse duration and verify center saturation using test wafer thickness map
- Check spin coater recipe: verify spin speed ramp, dwell RPM, and dispense volume against process specification

4. Donut Defect Pattern

Severity: Medium **Primary Process:** Photolithography / CMP **Source:** WM-811K Dataset Documentation



4.1 Overview & Pattern Description

The Donut defect pattern is characterized by a ring-shaped band of failed die at the mid-radius of the wafer, with both the center and the outermost edge remaining relatively defect-free giving it the distinctive annular (donut) appearance. The academic literature identifies the primary mechanism as redeposition of dissolved photoresist back onto the wafer surface. During the photolithographic develop step, the developer solution dissolves exposed (or unexposed, depending on resist polarity) photoresist. If the dissolved resist material is not efficiently removed from the wafer surface by the rinse sequence, it can redeposit onto adjacent areas of the wafer, particularly at the mid-radius zone where rinse fluid dynamics create a secondary recirculation zone. This redeposited resist layer masks the underlying surface from subsequent process steps, causing die failures in an annular pattern.

Pattern characteristics: Annular band of failed die at approximately 40–75% of wafer radius. Center passes. Outer edge passes. Ring width 5–20 mm. Full azimuthal symmetry typical.

Literature citation: *The Donut defect is documented in the WM-811K dataset as arising from redeposition of dissolved photoresist material back onto the wafer surface during the lithography develop step.*

4.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Donut defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Develop Track (Nozzle) <i>Photolithography develop</i>	<i>Primary (cited)</i>	During development, developer fluid is dispensed at the wafer center and spreads outward. Dissolved resist in solution is centrifugally transported toward the edge. At certain spin speeds and developer viscosities, a recirculation eddy forms at the mid-radius where dissolved resist can redeposit onto the wafer surface before the rinse step removes it, leaving an annular zone of resist residue that blocks subsequent processing.
Rinse Track (DI Water Nozzle) <i>Post-develop rinse</i>	<i>Primary</i>	Inadequate DI water rinse flow, short rinse duration, or non-uniform nozzle coverage allows redeposited resist at the mid-radius to remain on the wafer surface after the rinse cycle. The rinse step is the last opportunity to remove redeposited material before the wafer proceeds to etch or deposition.
Edge Bead Removal (EBR) Track <i>Photolithography track</i>	<i>Contributing</i>	EBR solvent applied to strip resist from the wafer rim can partially dissolve resist and carry it inward via capillary action or spray droplets, depositing dissolved resist at the mid-radius annular zone. Over-spray or incorrect EBR nozzle positioning amplifies this effect.
CMP Polishing Tool <i>Chemical Mechanical Planarization</i>	<i>Contributing</i>	During CMP, insufficient slurry flow at the mid-radius annular zone caused by retaining ring pressure non-uniformity which produces uneven material removal rates. The mid-radius receives less abrasive slurry, leaving a zone of incompletely planarized surface that generates die failures in a donut-shaped band.

4.3 RCA Knowledge Rules (IF → THEN)


1	Developer recirculation eddy at mid-radius → Dissolved resist redeposits at annular zone → resist residue blocks process → donut-shaped die failure
2	Insufficient rinse flow or duration → Redeposited resist not removed by rinse → residue remains → mid-radius annular failure zone
3	EBR over-spray carrying dissolved resist inward → Dissolved resist deposits at mid-radius → annular contamination ring
4	CMP slurry starvation at mid-radius → Uneven planarization in annular zone → surface height non-uniformity → donut failure pattern

4.4 Recommended Engineering Actions

- Inspect develop nozzle dispense profile; optimize spin speed during development to minimize recirculation
- Extend DI water rinse duration; verify rinse nozzle coverage uniformity across full wafer radius
- Adjust EBR nozzle angle and reduce flow rate to prevent inward spray beyond intended edge exclusion zone
- Review CMP retaining ring pressure uniformity; increase slurry dispense rate to ensure mid-radius coverage
- Perform SEM cross-section of failed die at donut ring location to confirm resist residue as failure mechanism

5. Edge-Loc Defect Pattern

Severity: Medium-High **Primary Process:** Diffusion Furnace **Source:** Hansen, Nair & Friedman (1997)



5.1 Overview & Pattern Description

The Edge-Loc (Edge-Localized) defect pattern presents as a compact arc of failed die at one specific angular sector of the wafer edge; not a full ring, but a localized zone confined to a fraction of the wafer perimeter. Hansen, Nair & Friedman (1997) identify uneven heating during diffusion as the primary root cause, making this pattern strongly associated with thermal processing equipment. The key diagnostic distinction between Edge-Loc and Edge-Ring is azimuthal asymmetry: Edge-Loc fails only one sector because the root cause is itself spatially asymmetric, either a one-sided thermal gradient, a partially blocked gas port, or a damaged focus ring sector. This asymmetry is the most powerful diagnostic clue and immediately narrows the investigation to failure modes that break the rotational symmetry of the process.

Pattern characteristics: Short arc of failed die at one angular sector of the wafer edge. Spans typically 30–120 degrees. Other edge regions pass. Does NOT complete a full ring around the perimeter.

Literature citation: Hansen, M. H., Nair, V. N., & Friedman, D. J. (1997). Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects. *Technometrics*, 39(3), 241–253.

5.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Edge-Loc defect pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Diffusion Furnace <i>Thermal processing</i>	<i>Primary (cited)</i>	In a diffusion or oxidation furnace, wafers are loaded into a quartz boat inside a heated tube. If the furnace heating element degrades asymmetrically, the temperature profile inside the tube becomes non-uniform azimuthally. The wafer sector facing the cooler zone experiences different diffusion or oxidation kinetics (governed by the Arrhenius equation), resulting in a localized zone of non-conformant dopant profile or oxide thickness at that specific wafer edge sector.
Plasma Etch Chamber <i>Dry etching</i>	<i>Primary</i>	Plasma etch chambers inject process gas through multiple ports distributed around the chamber perimeter. Partial blockage of one or more gas ports creates an asymmetric plasma density distribution. The wafer sector above the under-supplied gas region has lower reactive species concentration, producing a locally different etch rate and a localized defect zone at the corresponding wafer edge arc.
Focus Ring <i>Etch chamber component</i>	<i>Primary</i>	The focus ring surrounds the wafer edge and shapes ion trajectories toward the wafer. If the focus ring is cracked, chipped, or worn preferentially on one sector, ion bombardment becomes asymmetric. The sector above the damaged ring portion receives different ion flux, energy, or angle producing a localized etch variation zone that manifests as a partial-edge defect arc.
Wafer Chuck (ESC/Vacuum) <i>Electrostatic/vacuum chuck</i>	<i>Contributing</i>	A particle beneath one edge of the wafer causes that edge sector to sit slightly higher above the chuck, changing the plasma sheath standoff distance locally. Backside gas cooling non-uniformity causes one wafer sector to run at a different temperature, altering thermally-sensitive process rates locally and producing a sector-specific edge defect.

5.3 RCA Knowledge Rules (IF → THEN)


1	Furnace heating element asymmetric degradation → <i>One-sided temperature gradient → local Arrhenius rate change at specific edge sector → Edge-Loc thermal defect</i>
2	Gas injection port partial blockage (one side) → <i>Asymmetric plasma density → local reactive species deficit → sector-specific etch rate deviation</i>
3	Focus ring crack or asymmetric wear → <i>Non-uniform ion bombardment on one sector → localized etch variation → Edge-Loc pattern</i>
4	Wafer chuck particle (one edge sector elevated) → <i>Local sheath distance change → sector-specific plasma interaction → partial edge defect arc</i>

5.4 Recommended Engineering Actions

- Map furnace tube temperature uniformity azimuthally; identify and replace degraded heating zone element
- Check individual gas injection port flow balance by sector using calibrated flow meter or tracer gas test
- Inspect focus ring visually and with profilometer for asymmetric wear, cracking, or chipping; replace if found
- Verify wafer chuck flatness and backside cooling gas pressure uniformity; clean chuck surface to remove particles
- Correlate defect arc angle with tool geometric map (port positions, heater zones) to identify specific failed component

6. Edge-Ring Defect Pattern

Severity: High Primary Process: Etching Operations Source: WM-811K Dataset Documentation



6.1 Overview & Pattern Description

The Edge-Ring defect pattern presents as a continuous, symmetric ring of failed die encircling the full wafer perimeter. The interior die pass normally. The WM-811K dataset documentation identifies abnormal etching operations as the primary cause, process conditions in the plasma etch chamber that systematically alter the etch rate or chemistry at the wafer periphery compared to the center. The full 360-degree symmetry of this pattern is its defining diagnostic feature. It indicates that the root cause is itself radially symmetric affecting the full wafer edge uniformly. This symmetry immediately distinguishes Edge-Ring from Edge-Loc (which is asymmetric) and focuses the investigation on tools and failure modes with radial symmetry: plasma confinement rings, showerheads, susceptors, and chamber geometries that treat the wafer edge uniformly around its full circumference.

Pattern characteristics: Continuous closed ring of failed die at the full wafer perimeter. Interior die pass. Ring width 2–15 mm. Complete 360-degree symmetry. No azimuthal variation.

Literature citation: The Edge-Ring defect is documented in the WM-811K dataset as being primarily caused by abnormal etching operations, producing a full symmetric ring of defective die around the wafer perimeter.

6.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Edge-Ring defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Plasma Etch Chamber <i>Dry etching — Primary cited source</i>	<i>Primary (document-cited)</i>	The plasma confinement ring surrounds the wafer edge and defines the plasma boundary. Uniform degradation of this ring around its full perimeter alters the plasma sheath at the wafer edge symmetrically, changing ion bombardment energy and angle at the full perimeter. The result is a uniform change in etch rate at all edge die producing an Edge-Ring of over- or under-etched material. Additionally, edge-loaded etch byproduct deposition at the wafer rim can passivate or contaminate the full perimeter ring of die.
CVD Chamber <i>Chemical Vapor Deposition</i>	<i>Primary</i>	The CVD gas showerhead delivers precursor gases through hundreds of holes. Radially symmetric clogging or wear of the outer row of holes reduces gas flux at the wafer periphery. Simultaneously, the susceptor heating element runs 5–15°C cooler at the wafer edge due to radial heat loss to the chamber wall both effects symmetrically altering deposition kinetics at the full wafer edge and creating an Edge-Ring of non-conformant film.
PVD Sputtering Chamber <i>Physical Vapor Deposition</i>	<i>Primary</i>	Magnetron sputtering erodes the sputtering target in a characteristic annular groove (the racetrack). As the target ages and the racetrack deepens, the angular distribution of sputtered atoms changes, delivering different flux to the wafer edge in a radially symmetric manner. The result is a ring of different film thickness or composition at the wafer periphery that worsens as the target approaches end-of-life.
Diffusion Furnace <i>Thermal processing</i>	<i>Contributing</i>	Wafers at the ends of the furnace boat sit in temperature transition zones where the tube wall conducts heat away asymmetrically. The resulting radial temperature gradient produces different thermal process rates (oxidation rate, diffusion coefficient) at the wafer

		edge creating an Edge-Ring pattern on end-of-boat wafers due to the Arrhenius-sensitive nature of these processes.
ALD Reactor <i>Atomic Layer Deposition</i>	<i>Contributing</i>	ALD processes operate within a narrow temperature window for self-limiting behavior. If the wafer edge falls outside this window: either too hot (CVD-mode growth) or too cold (incomplete reaction) the self-limiting behavior breaks down at the edge, producing either excess or insufficient film thickness in a full Edge-Ring pattern.

6.3 RCA Knowledge Rules (IF → THEN)

The following structured rules form the knowledge base for the RCA engine. Each rule maps a specific failure condition to its observable consequence in the wafer map.


1	Plasma confinement ring uniform degradation → <i>Symmetric plasma sheath distortion at full wafer edge → uniform Edge-Ring of etch rate change</i>
2	CVD showerhead outer-zone clogging + susceptor edge cooling → <i>Reduced precursor flux and lower temperature at edge → deposition kinetics change in full ring pattern</i>
3	PVD target racetrack erosion at end-of-life → <i>Angular sputtered atom flux distribution changes → edge die receive different film thickness → Edge-Ring</i>
4	Furnace radial temperature gradient (edge vs. center) → <i>Arrhenius-driven difference in oxidation/diffusion rate at wafer edge → thermal Edge-Ring defect</i>
5	ALD temperature outside self-limiting window at edge → <i>Self-limiting behavior fails at wafer edge → non-conformant film in Edge-Ring pattern</i>

6.4 Recommended Engineering Actions

- Run blanket etch test wafer and map etch rate radially; confirm Edge-Ring etch rate signature before tool disassembly
- Inspect and replace plasma confinement ring per preventive maintenance (PM) schedule
- Inspect CVD showerhead; profile susceptor temperature and adjust edge heater zone setpoints
- Track PVD target utilization (kWh); replace target before reaching end-of-life racetrack depth threshold
- Profile furnace tube temperature end-to-end; use dummy wafers at both ends of the boat

7. Loc Defect Pattern

Severity: Medium **Primary Process:** Equipment Vibration / Contamination **Source:** Hansen & Thyregod (1998)



7.1 Overview & Pattern Description

The Loc (Localized) defect pattern is a compact cluster of failed die at a specific, fixed off-center location on the wafer and not at the edge, and not at the center. Hansen & Thyregod (1998) identify excessive vibration of a specific machine as the primary root cause. Mechanical vibration during a critical process step can physically disturb the wafer or the process fluid/gas at a specific spatial location, causing localized die failures that repeat at the same coordinates across multiple wafers processed in the same tool. The most diagnostically valuable property of Loc defects is their repeatability: the same die coordinates fail on every wafer from the same tool or same reticle lot. This repeatability immediately distinguishes Loc from Random defects and narrows the root cause to a fixed, deterministic source, whether mechanical (vibration, contact), optical (reticle particle), or chemical (wall particle deposition).

Pattern characteristics: Compact cluster of failed die at a fixed off-center, non-edge location. Repeats at identical die coordinates wafer-to-wafer within the same lot or tool run. Cluster typically 1–25 die.

Literature citation: Hansen, M. H., & Thyregod, P. (1998). A statistical model for wafer map data. *Quality and Reliability Engineering International*, 14(1), 15–22.

7.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Loc defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Vibrating Process Tool <i>Any step with mechanical resonance</i>	<i>Primary (cited)</i>	Hansen & Thyregod (1998) cite excessive machine vibration as the primary cause of Loc defects. Mechanical vibration of a process tool with pump resonance, motor imbalance, or external vibration coupling can physically disturb the wafer surface at a specific spatial location during a critical step such as spin coating, development, or deposition. The vibration-induced disturbance creates a local zone of process non-uniformity that translates into die failures at that fixed spatial location on every wafer processed during the vibration event.
Process Chamber Wall <i>CVD/Etch/PVD chamber</i>	<i>Primary</i>	Repeated process cycles build up deposited film on chamber walls. Thermal cycling induces stress cracking in these films, causing flakes to fall from specific wall features (injection ports, wall seams, lift pin holes) onto the wafer at predictable locations. Because the flake origin is fixed on the chamber wall, the contamination lands repeatably at the same wafer zone across multiple wafers.
Lithography Reticle <i>Scanner / Stepper</i>	<i>Primary</i>	A particle on the photomask or reticle blocks UV light at that exact position during every exposure. Since the scanner uses the same reticle for every die on every wafer, the particle prints a defect at the identical relative position within each die across the full wafer. A Loc defect that repeats at the same intra-die location on every die is the signature fingerprint of a reticle particle.
Wafer Handling Robot	<i>Contributing</i>	Particles accumulating on the robot end-effector are transferred to the same wafer contact coordinates on every pick-and-place cycle. Because the robot always contacts the same wafer location

End-effector contamination	(backside or edge), this produces a repeatable contamination event at fixed coordinates that, through backside-to-frontside migration or direct contact, generates a localized defect cluster.
----------------------------	--

7.3 RCA Knowledge Rules (IF → THEN)

The following structured rules form the knowledge base for the RCA engine. Each rule maps a specific failure condition to its observable consequence in the wafer map.


1	Excessive tool vibration during critical process step → Mechanical disturbance at specific wafer location → local process non-uniformity → fixed-location Loc defect
2	Chamber wall film flaking from fixed feature location → Particle lands repeatably at same wafer zone → fixed contamination → Loc cluster
3	Reticle particle blocking exposure at fixed die coordinates → Identical defect at same relative die position on every die of every wafer → Loc with intra-die repeatability
4	Robot end-effector particle at fixed contact coordinates → Contamination transferred to same wafer location each cycle → repeatable Loc cluster

7.4 Recommended Engineering Actions

- Perform vibration analysis on the process tool (accelerometer measurement); identify and correct resonance source
- Perform chamber dry clean; measure particle counts on test wafer before and after cleaning to confirm reduction
- Inspect reticle under dark-field microscope; clean using reticle cleaning tool or replace if defect repeats
- Track Loc defect XY coordinates across 5–10 consecutive wafers; confirm repeatability to distinguish from Random
- Map defect location against chamber geometry to identify which wall feature, port, or pin corresponds to defect position

8. Near-Full Defect Pattern

Severity: Critical **Primary Process:** Multiple / Receipt Failure **Source:** WM-811K Dataset Documentation



8.1 Overview & Pattern Description

The Near-Full defect pattern shows almost the entire wafer surface as failed die: typically more than 80% of die within the die field. The WM-811K dataset documentation identifies this as resulting from receipt failure, a term describing the condition where a wafer arrives at test with the majority of its die already failed due to a catastrophic upstream process event. Near-Full is the most severe defect category and mandates immediate lot quarantine. Unlike all other defect patterns which arise from localized or radially non-uniform process conditions, Near-Full requires something to have gone catastrophically wrong at a global process level affecting the entire wafer surface simultaneously. This is always either a severe chemical excursion, a tool system failure (heater, gas flow, vacuum), or a gross process step error (wrong recipe, wrong chemical, wrong sequence).

Pattern characteristics: More than 80% of die within the die field are failed. Spatial distribution is typically uniform or shows a concentric gradient. Very few die survive, usually at the extreme perimeter.

Literature citation: The Near-Full defect is documented in the WM-811K dataset as resulting from receipt failure, where most or all of the dice on the wafer map are recorded as defective, typically arising from a catastrophic process excursion.

8.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Near-Full defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Wet Process Bench <i>Chemical cleaning / Etching</i>	<i>Primary (cited — receipt failure)</i>	Over-concentrated etchant (HF, KOH, HNO ₃) or developer attacks the entire wafer surface simultaneously. A wrong bath sequence placing the wafer in an etch bath instead of a clean bath exposes the full surface to unintended chemistry. Chemical cross-contamination between baths (drag-out of previous bath chemistry) can also cause widespread surface damage. All of these constitute receipt-level failures that kill almost all die before electrical test.
CVD / ALD Chamber <i>Deposition system</i>	<i>Primary</i>	A heater zone failure during deposition exposes the entire wafer to wrong temperature for the full run duration producing globally non-conformant film (wrong phase, wrong stress, or no film at all). An MFC (mass flow controller) failure changes the precursor gas ratio for the entire deposition run. In ALD, a failed purge valve allows precursor cross-reaction, switching the process from controlled ALD to uncontrolled CVD mode with wrong film properties globally.
Plasma Etch Chamber <i>Dry etching</i>	<i>Primary</i>	A vacuum leak during etching introduces atmospheric gases (O ₂ , N ₂ , H ₂ O) that fundamentally alter the plasma chemistry and etch the wrong layers everywhere on the wafer. A gas routing error (wrong chemistry delivered to chamber) causes aggressive etching of unintended materials across the full wafer surface. Both scenarios produce near-total die failure.
Diffusion Furnace <i>Thermal batch processing</i>	<i>Primary</i>	A temperature controller failure or wrong atmosphere introduction during a furnace batch run exposes all wafers in the boat simultaneously to wrong conditions. Because furnaces process 25–200 wafers per run, a single furnace excursion can constitute a full-lot Near-Full event. Wrong atmosphere (oxidizing when inert is

		required) alters dopant profiles and oxide thicknesses across the full wafer surface of every wafer in the run.
Epitaxy Reactor <i>Crystal growth</i>	<i>Contributing</i>	Severe autodoping where high-concentration dopant from the wafer backside evaporates and incorporates into the growing epitaxial layer under wrong growth conditions corrupts the electrical characteristics of the entire epi film. This does not produce visible surface defects but causes all die to fail at electrical test, producing a Near-Full fail map without visible physical damage.

8.3 RCA Knowledge Rules (IF → THEN)


1	Wrong chemical bath concentration or bath type (routing error) → Full wafer surface chemical attack → near-total die failure → receipt failure at test
2	CVD/ALD heater failure or MFC failure during deposition run → Wrong temperature or gas ratio for entire run → globally non-conformant film → Near-Full
3	Vacuum leak during plasma etch → Atmospheric gas contamination of plasma chemistry → wrong etch chemistry across full wafer → Near-Full
4	Furnace temperature excursion or wrong atmosphere → Global thermal or chemical effect on all wafers in boat → full-lot Near-Full event
5	Epi autodoping under wrong growth conditions → Entire epi layer electrically corrupted → all die fail at test → electrical Near-Full without visible surface damage

8.4 Recommended Engineering Actions

- ⚠ IMMEDIATE: Quarantine all wafers in the affected lot — do not advance to next process step
- Pull and review the process traveler for every step the lot passed through; identify the excursion step using SPC out-of-control signals
- Audit wet bench chemical concentrations by titration; review chemical replenishment and lot tracking records
- Run full tool diagnostics on the identified tool: check all heaters, MFCs, pressure sensors, vacuum gauges
- Submit representative die for failure analysis (FA): cross-section SEM + EDX or SIMS to identify failed layer and confirm root cause
- Review gas line routing maps and check for recent maintenance that could introduce routing errors
- Assess partial lot recovery potential based on excursion severity and process step at which excursion occurred

9. Scratch Defect Pattern

Severity: High Primary Process: CMP / Wafer Handling Source: WM-811K Dataset Documentation



9.1 Overview & Pattern Description

The Scratch defect pattern presents as a linear or gently curved streak of failed die crossing multiple die rows. The WM-811K documentation explicitly identifies two primary origins: human handling errors during wafer transportation, and faults in the chemical mechanical polishing (CMP) step. This defect is unique among the eight categories in being purely mechanical in origin caused by direct physical contact between a hard object and the wafer surface, rather than by chemical or process non-uniformity. The geometry of the scratch is the most powerful diagnostic tool: a curved arc starting at one edge suggests robot arm drag; two parallel lines near the edge suggest cassette slot contact; a straight line crossing the full wafer along the polish direction suggests a CMP pad or slurry problem. Human handling errors include dropping, sliding, or mishandling a wafer outside of automated equipment produce irregular, random-angle scratches that do not follow the geometric patterns associated with specific tools.

Pattern characteristics: Linear or curved continuous streak of failed die. Originates at or near wafer edge. Crosses multiple die rows (10–60+). Two parallel scratches suggest cassette contact. Curved scratches suggest robot arm drag.

Literature citation: The Scratch defect is documented in the WM-811K dataset as being usually formed due to human errors or faults in chemical mechanical polishing (CMP) steps during transportation and processing.

9.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Scratch defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
Wafer Handling Robot <i>FOUP-to-tool transfer</i>	<i>Primary (document-cited)</i>	A misaligned robot end-effector drags the wafer edge across a fixed surface during pick or place motion, scribing a scratch that starts at the wafer edge and curves inward following the arm rotation arc. Worn or degraded Bernoulli chuck or vacuum pad on the end-effector creates point contacts that abrade the wafer surface. The curved geometry of the resulting scratch, combined with its origin at the wafer edge, is characteristic of robot-induced mechanical damage.
CMP Polishing Tool <i>Chemical Mechanical Planarization</i>	<i>Primary (document-cited)</i>	CMP slurry contains fine abrasive particles (silica, ceria, or alumina). Slurry agglomeration caused by wrong pH, incorrect slurry age, inadequate mixing, or temperature causes particles to cluster into large aggregates that gouge the wafer surface rather than polishing it. A damaged, loaded, or glazed polishing pad with hard debris embedded in its surface achieves the same result. CMP scratches typically run in the direction of relative pad-wafer motion and may span the full wafer diameter.
Cassette / FOUP Slots <i>Wafer storage container</i>	<i>Primary</i>	FOUP cassette slots support the wafer at two contact points on its bevel. Over time, slot material chips or develops sharp burrs from repeated wafer loading cycles. On loading or unloading, these burrs contact the wafer face and leave two parallel scratches that match the slot contact geometry typically two parallel lines near the wafer edge oriented along the loading direction. This is a common human-error-associated failure mode when operators manually load wafers into damaged cassettes.

Human Handling (Manual Operations) <i>Manual wafer transfer</i>	<i>Contributing</i>	Direct human handling of wafers without proper tweezers, or improper use of tweezers (metal-to-silicon contact), produces irregular scratches at arbitrary angles and positions that do not follow any geometric pattern associated with automated equipment. Human-induced scratches are typically identified by their non-systematic geometry and the absence of correlation with any tool geometric signature.
---	---------------------	---

9.3 RCA Knowledge Rules (IF → THEN)

The following structured rules form the knowledge base for the RCA engine. Each rule maps a specific failure condition to its observable consequence in the wafer map.


1	Robot end-effector misalignment during pick/place → Wafer edge dragged across surface → curved arc scratch starting at wafer edge
2	CMP slurry agglomeration (wrong pH, age, or mixing) → Large abrasive aggregates gouge wafer → directional linear scratch along polish direction
3	CMP pad loaded with hard debris or glazed surface → Embedded debris scores wafer surface → linear scratch along pad-wafer relative motion direction
4	Worn/chipped cassette slot with sharp burr → Slot edge contacts wafer face during load/unload → two parallel scratches near wafer edge
5	Improper manual handling (tweezer contact, dropping) → Irregular scratch at arbitrary angle → non-systematic geometry not matching any tool pattern

9.4 Recommended Engineering Actions

- Use scratch direction, curvature, and origin point to identify source tool before disassembly, curved from edge = robot; parallel lines = cassette; straight crossing = CMP
- Run robot teach-point calibration and verify end-effector XY alignment; inspect and replace worn Bernoulli or vacuum pads
- Measure CMP slurry particle size distribution using dynamic light scattering; replace slurry batch if agglomeration detected
- Inspect and condition CMP polishing pad; replace if surface damage, loading, or glazing is confirmed
- Inspect all FOUP cassette slots under magnification; replace cassettes with chipped, cracked, or worn contact features
- Review manual handling SOPs; retrain operators; implement wafer inspection checkpoint after any manual transfer step

10. Random Defect Pattern

Severity: Variable **Primary Process:** Fab Environment / Multiple Tools **Source:** WM-811K Dataset Documentation



10.1 Overview & Pattern Description

The Random defect pattern is characterized by scattered failed die with no discernible spatial organization: no clustering, no edge preference, no center bias, and no angular symmetry. Every wafer with random defects presents a different failed die map. This pattern is the hardest of all eight categories to diagnose precisely because there is no spatial geometry to "point at" for root cause identification. Random defects arise from stochastic (statistically random) contamination processes: airborne particles settling at unpredictable locations, chemical micro-splatter from wet baths creating random residue spots, and statistical fluctuations in process parameters across the wafer that push die into failure at random locations. The diagnosis strategy for Random defects relies on temporal trend analysis (SPC charts), environmental monitoring data, and lot-to-lot comparison rather than spatial pattern analysis.

Pattern characteristics: Scattered individual or small groups of failed die with no spatial pattern. No two wafers share the same failed die map. Defect density may vary lot-to-lot but positions are not reproducible wafer-to-wafer.

Literature citation: Random defects in the WM-811K dataset represent spatially uncorrelated failures with no discernible pattern — typically arising from airborne particle contamination, chemical contamination, or statistical process fluctuations.

10.2 Contributing Tools & Physical Mechanisms

The following tools have been identified as sources of the Random defect pattern. The table specifies each tool's role and the exact physical mechanism by which its failure mode produces this pattern.

Tool / Equipment	Role	Physical Failure Mechanism
FOUP / SMIF Environment <i>Wafer storage and transport</i>	<i>Primary</i>	Particles entering FOUPs through degraded door seals, contaminated load port interfaces, or improper handling settle on wafer surfaces at random locations during storage and transport. Particle trajectory from air currents is unpredictable, producing statistically random deposition patterns. Degraded FOUP seals are one of the most common contributors to elevated random defect density in high-volume fabs.
Wet Process Bench <i>Chemical clean / Etch / Develop</i>	<i>Primary</i>	Chemical baths generate microscopic droplets from agitation, nitrogen bubbling, and fluid splashing. These droplets carry dissolved contamination or metallic impurities from the bath and settle randomly on the wafer surface before the rinse cycle removes them. Degraded bath chemistry (impurities, cross-contamination from previous lots, wrong concentration) also creates random surface attack wherever contaminated fluid contacts the wafer.
Atmospheric Exposure <i>Open cassette / inter-tool transfer</i>	<i>Contributing</i>	In older or non-SMIF fab environments, wafers may be briefly exposed to ambient cleanroom air during cassette transfers. Airborne particles generated by human activity, equipment operation, or outside infiltration settle randomly on wafer surfaces during these exposure intervals. Even in well-controlled fabs, brief open-air exposures create elevated random defect risk.

Process Parameter Statistical Drift <i>Any process tool</i>	<i>Contributing</i>	Processes operating near the edge of their process window exhibit random statistical yield loss as parameter fluctuations push localized wafer areas outside the acceptable process range. Temperature micro-gradients, pressure fluctuations, and gas flow turbulence all create spatial non-uniformity at a fine scale that produces scattered, random-appearing die failures with no macroscopic spatial pattern.
---	---------------------	--

10.3 RCA Knowledge Rules (IF → THEN)

1	FOUP door seal degradation → <i>Ambient particles enter FOUP → random particle deposition on wafer surface → scattered die failures</i>
2	Wet bath agitation / bubbling generating micro-droplets → <i>Chemical droplets with impurities settle randomly → random residue spots → scattered die failures</i>
3	Bath chemical cross-contamination or wrong concentration → <i>Contaminated chemistry attacks wafer surface at random fluid contact points → random defect distribution</i>
4	Process operating near window edge with parameter fluctuations → <i>Random local parameter excursions push die outside process window → statistically random failures</i>

10.4 Recommended Engineering Actions

- Inspect all FOUP door seals and load port interfaces; measure particle counts inside FOUP using in-FOUP particle sensor
- Check wet bench chemical purity by ICP-MS and titration; replace contaminated baths; review chemical replenishment records
- Run SPC analysis across all critical process parameters for affected lots; identify any parameters trending toward control limits
- Compare random defect density against fab-level particle monitoring data and environmental events (maintenance, construction nearby)
- Review inter-tool transfer routing; minimize open-air exposure time; verify SMIF/FOUP integrity throughout lot history
- If defect density shows lot-to-lot trend (increasing over time), suspect progressive equipment degradation or bath chemistry drift

11. Multi-Label Defects & System Integration

Real-world wafers frequently exhibit multiple defect patterns simultaneously. For example, an Edge-Ring combined with a Scratch, or a Loc pattern co-occurring with Random background defects.

11.1 Multi-Label RCA Disambiguation Strategy

- When multiple patterns are detected, checking whether they share a plausible common tool origin. For example, an Edge-Ring plus Edge-Loc combination on the same wafer may indicate a plasma etch chamber with both a uniformly degraded confinement ring and a cracked focus ring on one sector, a single tool, two overlapping failure modes.
- If detected patterns map to different tool categories (e.g., Scratch + Random), treat each as an independent root cause investigation. Do not assume a single tool explanation when pattern geometries point to fundamentally different failure mechanisms.
- Confidence scores from the multi-label classifier should weight the RCA output: a high-confidence Edge-Ring detection warrants immediate etch chamber inspection, while a low-confidence co-occurring Random detection may warrant monitoring before action.

11.2 Escalation Thresholds

1. Near-Full detected at any confidence → Immediate lot quarantine; do not process further regardless of other detected patterns.
2. Multiple high-severity patterns (Edge-Ring + Scratch) on the same wafer → escalate to engineering review before continuing lot.
3. Loc defect repeating at same coordinates across 3+ wafers in lot → escalate to tool investigation; confirms fixed contamination source.
4. Random defect density increasing across consecutive lots → initiate environmental audit.

11.3 Future Extensions

The knowledge-based RCA rules documented in this report represent a starting point derived from published literature and domain expertise. The following extensions, also identified in the project proposal, would significantly improve RCA accuracy:

- Integration of real fab process logs: cross-referencing the last tool a wafer visited before defect detection with the RCA rule set dramatically narrows the candidate tool list for multi-source defects such as Edge-Ring.
- Temporal wafer data for predictive maintenance: tracking defect pattern evolution across time (e.g., Edge-Ring density increasing as a CVD showerhead approaches end-of-life) enables predictive rather than reactive maintenance.
- Extending to multi-stage failure diagnosis: correlating defects across multiple measurement steps in the process flow to identify which specific process step introduced the failure, rather than which pattern it produced.

12. References

- [1] Yuan, T., Kuo, S.-H., & Bae, S.-J. (2021). Detection of spatial defect patterns generated in semiconductor fabrication processes. *Expert Systems with Applications*, 190, 116211. <https://doi.org/10.1016/j.eswa.2021.116211>
- [2] Hansen, M. H., Nair, V. N., & Friedman, D. J. (1997). Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects. *Technometrics*, 39(3), 241–253.
- [3] Hansen, M. H., & Thyregod, P. (1998). A statistical model for wafer map data. *Quality and Reliability Engineering International*, 14(1), 15–22.
- [4] MIR Lab, National Cheng Kung University. WM-811K Wafer Map Dataset. Available at: <http://mirlab.org/dataSet/public/>
- [5] Wu, M.-J., Jang, J.-S. R., & Chen, J.-L. (2015). Wafer map failure pattern recognition and similarity ranking for large-scale data sets. *IEEE Transactions on Semiconductor Manufacturing*, 28(1), 1–12.