
# TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan
SYSML 2018

#### Outline

- Background
- Challenge
- Overview
  - Optimizing Computational Graphs
  - Generating Tensor Operations
  - Automating Optimization
- Evaluation


## In Progress: Multi-Level Compilation Pipeline



#### Deep Learning System Research is Exciting but Hard



Computational graph



Operator Libraries cudnn, nnpack, mkl-dnn

Hardware




# Need entire software stack on top of it!

Layout transformation
Quantization
Operator kernel optimization
Benchmarking


• • • •





Built a new accelerator


# Challenge: Hardware Diversities



# Challenge: Producing efficient code

- Huge configuration space
  - Memory access
  - Threading pattern
  - Loop tiles and ordering
  - Caching
  - Unrolling
  - ...

#### Overview



#### End-User Example

```
import tym as t
                # Use keras framework as example, import model
Deploy:
                graph, params = t.frontend.from_keras(keras_model)
                target = t.target.cuda()
                graph, lib, params = t.compiler.build(graph, target, params)
                 import tvm.runtime as t
                 module = runtime.create(graph, lib, t.cuda(0))
                 module.set_input(**params)
Runtime:
                 module.run(data=data_array)
                 output = tvm.nd.empty(out_shape, ctx=t.cuda(0))
                 module.get_output(0, output)
```


#### Optimizing Computational Graphs

- Operator Fusion
  - Injective (one-to-one map, e.g. add)
  - Reduction (e.g. sum)
  - Complex-out-fusable (can fuse element-wise map to output, e.g. conv2d)
  - Opaque (cannot be fused, e.g. sort)


Data Layout Transformation

## Optimizing Computational Graphs

Operator Fusion



# The Tensor Algebra Compiler (taco)



#### Halide

```
Func blur_3x3(Func input) {
  Func blur_x, blur_y;
  Var x, y, xi, yi;
 // The algorithm — no storage or order
  blur_x(x, y) = (input(x-1, y) + input(x, y) + input(x+1, y))/3;
  blur_y(x, y) = (blur_x(x, y-1) + blur_x(x, y) + blur_x(x, y+1))/3;
  // The schedule - defines order, locality; implies storage
  blur_y.tile(x, y, xi, yi, 256, 32)
        .vectorize(xi, 8).parallel(y);
  blur_x.compute_at(blur_y, x).vectorize(x, 8);
  return blur_y;
```

Tensor Expression and Schedule Space

```
A = t.placeholder((1024, 1024))
 B = t.placeholder((1024, 1024))
 k = t.reduce_axis((0, 1024))
 C = t.compute((1024, 1024), lambda y, x:
                 t.sum(A[k, y] * B[k, x], axis=k))
 s = t.create schedule(C.op)
    for y in range(1024):
     for x in range(1024):
       C[y][x] = 0
        for k in range(1024):
         C[y][x] += A[k][y] * B[k][x]
+ Loop Tiling
yo, xo, ko, yi, xi, ki = s[C].tile(y, x, k, 8, 8, 8)
   for yo in range(128):
     for xo in range(128):
       C[y0*8:y0*8+8][x0*8:x0*8+8] = 0
        for ko in range(128):
         for yi in range(8):
            for xi in range(8):
              for ki in range(8):
                C[vo*8+vi][xo*8+xi] +=
                   A[ko*8+ki][vo*8+vi] * B[ko*8+ki][xo*8+xi]
+ Cache Data on Accelerator Special Buffer
 CL = s.cache_write(C, vdla.acc_buffer)
 AL = s.cache_read(A, vdla.inp_buffer)
 # additional schedule steps omitted ...
+ Map to Accelerator Tensor Instructions
 s[CL].tensorize(yi, vdla.gemm8x8)
   inp_buffer AL[8][8], BL[8][8]
   acc_buffer CL[8][8]
    for vo in range(128):
     for xo in range(128):
        vdla.fill zero(CL)
        for ko in range(128):
         vdla.dma_copy2d(AL, A[ko*8:ko*8+8][yo*8:yo*8+8])
         vdla.dma_copy2d(BL, B[ko*8:ko*8+8][xo*8:xo*8+8])
          vdla.fused_gemm8x8_add(CL, AL, BL)
        vdla.dma copv2d(C[vo*8:vo*8+8.xo*8:xo*8+8]. CL)
                                            corresponding
  schedule
```

transformation

low-level code

Nested Parallelism with Cooperation


```
for thread_group (by, bx) in cross(64, 64):
                                                All threads cooperatively
  for thread_item (ty, tx) in cross(2, 2):
                                               load AS and BS in different
    local CL[8][8] = 0
                                                parallel patterns
    shared AS[2][8], BS[2][8]
    for k in range(1024):
      for i in range(4):
        AS[ty][i*4+tx] = A[k][by*64+ty*8+i*4+tx]
      for each i in 0..4:
        BS[ty][i*4+tx] = B[k][bx*64+ty*8+i*4+tx]
      memory_barrier_among_threads()
                                                   Barrier inserted
      for yi in range(8):
                                                   automatically
        for xi in range(8):
                                                   by compiler
          CL[yi][xi] += AS[yi] * BS[xi]
      for yi in range(8):
        for xi in range(8):
          C[yo*8+yi][xo*8+xi] = CL[yi][xi]
```

Tensorization


```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
                                                        declare behavior
k = t.reduce axis((0, 8))
y = t.compute((8, 8), lambda i, j:
               t.sum(w[i, k] * x[j, k], axis=k))
                                               lowering rule to generate
def gemm_intrin_lower(inputs, outputs):
                                               hardware intrinsics to carry
   ww_ptr = inputs[0].access_ptr("r")
   xx ptr = inputs[1].access ptr("r")
                                           out the computation
   zz_ptr = outputs[0].access_ptr("w")
   compute = t.hardware_intrin("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
   reset = t.hardware_intrin("fill_zero", zz_ptr)
   update = t.hardware_intrin("fuse_gemm8x8_add", ww_ptr, xx_ptr, zz_ptr)
   return compute, reset, update
gemm8x8 = t.decl tensor intrin(y.op, gemm intrin lower)
```

Explicit Memory Latency Hiding





#### Decoupled Access-Execute Pipeline



write after read (WAR) dependence

#### Instruction Stream

ld perform action(ld0)

ex perform\_action(ex0)

```
ld.perform_action(ld1)
ex.perform_action(ex1)
...

ld.perform_action(ld0)
ld.push_dep_to(ex)
ld.perform_action(ld1)
ld.push_dep_to(ex)
ex.pop_dep_from(ld)
ex.perform_action(ex0)
ex.push_dep_to(ld)
ex.perform_action(ex1)
ex.push_dep_to(ld)
ld.pop_dep_from(ex)
ld.perform_action(ld2)
```




Figure 9: Roofline [42] of an FPGA-based deep learning accelerator running ResNet inference. With latency hiding enabled by TVM, the performance of the benchmarks are brought closer to the roofline, demonstrating higher compute and memory bandwidth efficiency.

- modifying the loop order
- optimizing for the memory hierarchy
- schedule- specific parameters such as the tiling size and the loop unrolling factor

•

billions of possible configurations on the real world deep learning workloads

Method Category	Data Cost	Model Bias	Need hardware	from
	Cost	Dius	info	history
Blackbox auto-tuning	high	none	no	no
Predefined cost model	none	high	yes	no
ML based cost model	low	low	no	yes

Table 1: Comparison of automation methods. Model bias refers to inaccuracy due to modeling.




Figure 10: Overview of automated optimization framework.

#### XGBoost

- Memory access count
- Reuse ratio of each memory buffer
- One-hot encoding of loop annotations
  - "vecvtorize"
  - "unroll"
  - "parallel"

• ...

#### TreeRNN

Summarize the loop program's AST




Figure 11: Comparison of different automation methods for a conv2d operator in ResNet-18 on TITAN X. The ML-based model starts with no training data and uses the collected data to improve itself. The Y-axis is the speedup relative to cuDNN. We observe a similar trend for other workloads.

#### Evaluation




Figure 13: GPU end-to-end evaluation among TVM, MXNet, Tensorflow, and Tensorflow XLA. Tested on NVIDIA Titan X.




Figure 14: Relative speedup of all conv2d operators in ResNet-18 and all depthwise conv2d operators in MobileNet. Tested on TITAN X. See Table 2 for the configurations of these operators. We also include a weight pre-transformed Winograd [24] for 3x3 conv2d (TVM PT).

#### Evaluation




Figure 15: ARM A53 end-to-end evaluation of TVM and TFLite.





Figure 16: Relative speedup of all conv2d operators in ResNet-18 and all depthwise conv2d operators in mobilenet. Tested on ARM A53. See Table 2 for the configurations of these operators.

### NNVM Compiler: Open Compiler for Al Systems



Q&A