# ECE-5580 Computer Architecture: Final Project Superscalar Fixed-Length Vector Pipeline

Dylan-Matthew Garza Elijah Sargeant

Department of Electrical and Computer Engineering Western Michigan University

November 16, 2023

### Table of Contents

Idea and Implementation

Background on Vector Processors

Initial Planned Implementation High Level Overview Simulator Details

Goals & Challenges

## Background on Vector Processors

- Vector architectures implement SIMD (Single Instruction Multiple Data) by operating on sequential register files that contain multiple elements.
- Increases performance by reducing the total number of instructions needed on repeated computations.
- Vector architectures usually are not standalone implementations in modern applications and usually are implemented in MME (Multimedia Extensions):
  - Intel's AVX (Advanced Vector Extensions) & AMD's SSE (Streaming SIMD Extensions)
  - GPUs (SIMD with vector operations)
- Intel and AMD vector extension's support fixed-vectors

## Implementation




Figure: Block Diagram of proposed system's pipeline

- Fixed Length vector operands (8 elements)
- Out-of-Order Execution width multi-issue width(4 instructions)
- Reorder Buffer and Reservation Station
- Multi-lane execution with Chaining



#### SIMD Trace

- Using Intel's Pin tool to dynamically analyze a running binary
- Profiled AVX/AVX2 instructions to collect vector instructions
- Scalar instructions are excluded since vector architecures only handle vector instructions.

```
VOID
Instruction(INS ins, VOID *v)
   unsigned category = INS Category(ins);
 if (category == XED CATEGORY AVX || category == XED CATEGORY AVX2 || category == XED CATEGORY AVX512)
     std::string instruction = INS Mnemonic(ins);
     std::string dstReg = GetRegName(INS_RegW(ins, 0));
     std::string srcReg1 = INS OperandCount(ins) > 0 ? GetRegName(INS RegR(ins. 0)) : "":
     std::string srcReg2 = INS OperandCount(ins) > 1 ? GetRegName(INS RegR(ins. 1)) : "";
     std::string cat = CATEGORY StringShort(INS Category(ins));
     INS InsertCall(ins, IPOINT BEFORE, (AFUNPTR)LogSIMDInstruction,
                    IARG_PTR, new std::string(instruction),
                    IARG PTR. new std::string(dstReg).
                    IARG_PTR, new std::string(srcReg1),
                    IARG PTR, new std::string(srcReg2).
                    IARG PTR, new std::string(cat),
                    IARG END);
```

Figure: Written pin tool to filter intel Vector instructions

#### SIMD Trace

Figure: C program utilizing AVX intrinsics

Figure: trace file generated

- Will assume a latency of 2 cycles for the vector addition and 8 cycles for vector multiplication (latency applied to each execution unit)
- Will entire vector data is loaded simultaneously
- Simulator will vary the amount of lanes in each set of execution units, but will not be bottlenecked by the amount of units

## Goals & Challenges

#### Goals

 Vary lane amount to see how average IPC and max IPC is affected. Will varry lanes from 1 to 8.

#### Challenges

- Writing the pipeline simulator
  - Potentially challenging