

CS6230_MAC_Unit_project REPORT

Done by: DANIEL MARK ISAAC


ROLL NO: NS24Z353

DESCRIPTION:

This report summarises the MAC project.

GIVEN SPECIFICATION:

The following diagram illustrates the specification:



The following is the design requirements:

Implement the MAC module using Bluespec System Verilog (BSV), as mentioned in the beginning of this specification, **without using the + or * operators**. As a part of this assignment, you would have to implement the following design variants.

- Implement the MAC module as an **Unpipelined** design.
- Modify the implementation into a **Pipelined** design.


APPROACH TAKEN:

The following list elaborates the approach taken to tackle this project:

- 1) Understand integer multiplication and addition in binary
- 2) Written MAC_int bsv code using "*" and "+" operators
- 3) Verified the MAC_int bsv code using cocotb testbench
- 4) Replaced "*" and "+" with ripple carry adder and multiplier module
- 5) Verified the MAC_int bsv code using cocotb testbench
- 6) Understood bfloat16 multiplication worked out by hand
- 7) Figured out the rounding strategy expected by the given testcases using manual calculations
- 8) Used online float32 subtractor to do $MAC - C$ to get $A*B$ output (given testcases did not have $A*B$ values)
- 9) Created a python reference model to replicate the bfloat16 multiplication
- 10) Tested the reference model with given testcases and did bugfixes till all cases passed
- 11) Expanded the given testcases by flipping the sign bits to get negative inputs
- 12) Tested the reference model against the expanded testcases
- 13) Created bfloat multiplication code in bsv with acquired understanding from creating reference model (using "*" and "+" operators)
- 14) Tested the bsv code with the given testcases, did bug fixes till all cases passed
- 15) Replaced "*" and "+" operators with ripple carry adders and multipliers written for int MAC.
- 16) Verified the above bsv code with given testcases
- 17) Created reference model in python for fp32 addition
- 18) Realised that there is a need for correct values when inputs are negative (given testcases are all positive)
- 19) Webscrapped a online calculator by giving negative version of computed $A*B$ values and negative version of C and obtained expected values for negative inputs in float addition.
- 20) Updated the float add reference model such that it passes for the expanded testcases.
- 21) Created bsv code for float addition using understanding acquired via writing reference model. (Using "*" and "+" operators)
- 22) Verified the bsv code against the expanded testcases (lot of bug fixing involved)
- 23) Replaced "*" and "+" operators with ripple carry adders and multipliers.

- 24) Verified the bsv code against the expanded testcases
- 25) Merged Int MAC and float MAC into single bsv module.
- 26) Ran all given tests and expanded tests and all passed
- 27) Handled corner cases when zero is given as input and returned as output in float MAC.
- 28) Included corner cases along with coverage in testbench
- 29) Updated testbench to drive random inputs to RTL.
- 30) Restricted the random inputs, so that "Nan"s are filtered before giving to RTL. All random testcases passed. **(By this step, unpipelined design is complete)**
- 31) Included pipeline FIFOs in Top MAC bsv file and verified that all testcases passed.
- 32) Included pipeline FIFOs in MAC Int bsv file and verified that all testcases passed.
- 33) Included pipeline FIFOs in MAC float bsv file and verified that all testcases passed.
- 34) Included pipeline FIFOs in MAC float mul bsv file and verified that all testcases passed.
- 35) Included pipeline FIFOs in MAC float add bsv file and verified that all testcases passed. **(By this step, pipelined design is complete)**

The above steps are summarised in the following flow chart:



The blue boxes in the above flowchart shows the intermediate steps taken. The red boxes indicate the phases of project, where stable, verified and working bsv codes are obtained. The first red box encountered in the above flow chart, corresponds to working unpipelined design, while the last red box corresponds to working pipelined design.


REFERENCE MODEL:

The reference models are developed based on analysing the given testcases. Both MAC int and MAC float reference models are written in python.

The reference models perform all calculations using string manipulations and does not use any in built python data types (for varying bit widths).

The above decision is made because of the fact, python does not know it is an N bit integer other than 32-bit integer. This caused lot of problems when dealing with negative numbers and hence the decision was made.

These reference models were successfully verified with the given testcases.



INT MAC RM:


The following image shows the reference model written for Int MAC in python:

```
@MAC_INT_coverage
def MAC_int32_RM(A,B,C):
    temp = A*B+C
    if(temp & 0x80000000):
        return (((temp & 0xFFFFFFFF) ^ 0xFFFFFFFF) + 1) *(-1)
    else:
        return (A*B+C) & 0xFFFFFFFF
```

The if-else logic deals with negative numbers. Basically, if it sees that the sign bit is 1, it takes two's complement, puts negative sign at the front and returns the value. If sign bit is 0, it masks the last 32 bits (To ignore overflow) and returns the value.

FLOAT MAC RM:


The float mac reference model is made up of several python functions. The following image illustrates how different functions are being called.



The above image will be used in the upcoming sections to explain the reference model. The relevant box will be coloured red in each section.

MAC fp32 RM:

This is the top-level python function which orchestrates the other python functions to compute $A*B+C$ in float point operations.



```

@MAC_FLOAT_coverage
def MAC_fp32_RM(A,B,C):
# Float multiplication
    if(A[1:] == "0"*15 or B[1:] == "0"*15):
        AB = "0"*16
    else:
        AB = bfloat16_mul(A,B)
        if(AB == "EXCEPTION"):
            return "EXCEPTION"

# Float addition
    if(C[1:] == "0"*31):
        C = "0"*32
    if(AB[1:].ljust(31,"0") == C[1:] and AB[0] != C[0]):
        return "0"*32
    if(AB == "0"*16):
        return C
    elif(C == "0"*32):
        return AB.ljust(32,"0")
    else:
        return fp32_add(AB,C)

```


It calls bfloat16_mul() and fp32_add() functions to do $A*B+C$ on floating numbers. The if-else Under “# Float multiplication” comment, checks if one of the inputs is zero. If yes, it sets the variable “AB” as 16-bit zero. Else it computes the floating point multiplication by calling bfloat16_mul() and stores it in variable “AB”.

bfloat16_mul() will return the string “EXCEPTION” if at any point in the computation, it identifies a NaN (Not a Number).


The first if condition under “# Float addition”, checks if the input C is a negative zero, and converts it to positive zero. The second if condition checks if $AB = -C$, if yes, it returns zero. The next if condition checks if AB is zero, if yes, it returns C. The next elif condition checks if C is zero, if yes, it returns AB. The last else condition call fp32_add() function to do float addition.

bfloat16_mul function:

This function performs float multiplication.




The following image explains the bfloat16_mul() function in detail.




round_bfloat16 function:

This function rounds the output of floating-point multiplication.




The following image explains round_bfloat16() function in detail.




fp32_add function:

This function performs the floating-point addition of two numbers.




The following image explains fp32_add() function in detail.




round_fp32 function:

This function rounds the output of floating-point addition.




The following image explains round_fp32() function in detail.




Debugging helper functions:

Two functions, decode_bfloat_16() and decode_fp32() are written which will convert the binary representation of floating-point numbers into decimal numbers. These functions were useful during debugging phase.




decode_bfloat_16 function: (For checking purposes)

The following image explains decode_bfloat_16() function in detail.




decode_fp32 function: (For checking purposes)

The following image explains decode_fp32() function in detail.



Coverage helper functions:

Two functions, bfmk() and fpmk() are written, which will obtain the integer representations of sign, exponent and mantissa and return the string representation of floating-point binary. These functions are useful when defining coverage bins.




```
def bfmk(S,E,M):
    return bin(S)[2:].ljust(1,"0")+bin(E)[2:].ljust(8,"0")+bin(M)[2:].ljust(7,"0")

def fpmk(S,E,M):
    return bin(S)[2:].ljust(1,"0")+bin(E)[2:].ljust(8,"0")+bin(M)[2:].ljust(23,"0")
```

UNPIPLINED DESIGN

DESIGN ARCHITECTURE:



The above image illustrates the module hierarchy. The following sections will explain each module in detail.

MAC_unpipelined.bsv:

Gets the inputs A (16 bits), B (16 bits), C (32 bits) and S1_or_S2 (1 bit) and gives them to the instantiated modules of MAC_int32.bsv and MAC_fp32.bsv according to value of S1_or_S2.

If S1_or_S2 is 0 => Give inputs and get output from MAC_int32 module

If S1_or_S2 is 1 => Give inputs and get output from MAC_fp32 module

MAC_int32.bsv:

Takes the following as input:

- 1) Lower 8 bits of input A
- 2) Lower 8 bits of input B

3) 32-bit input C

Gives the following as output:

1) 32-bit MAC output

The Integer MAC is implemented as a single block.

The following image shows the logic used for multiplication:

```
rule rl_multiply(got_A && got_B && got_C && count != 5'd0 && reset_completed == True);
if(rg_B[0] == 1)
begin
    if(count == 5'd1)
    begin
        partial_store <= rca(partial_store , signExtend(twos_compliment(rg_A)));
    end
    else
    begin
        partial_store <= rca(partial_store , signExtend(rg_A));
    end
end
end
rg_A <= rg_A << 1;
rg_B <= rg_B >> 1;
count <= count - 1;
endrule
```

The register “partial store” accumulates the partial products obtained at each cycle. The “count” register is initialised to 9. The multiplier is stored in rg_A and multiplicand is stored in rg_B.

At each cycle, the LSB of multiplicand is checked and if it is “1”, signExtended rg_A is added to partial_store and stored in partial_store itself. If LSB is “0”, partial_store remains unchanged. The additions are done using ripple carry adders.

Regardless of LSB of multiplicand, after the updation of partial_store, rg_A is shifted left and rg_B is shifted right and count is decremented.

When the count reaches “1” (Last cycle), the partial product is subtracted from the partial_store. Subtraction is done by using twos compliment procedure.

The following image shows the logic used for addition:

```
function Bit#(16) rca(Bit#(16) a, Bit#(16) b);
Bit#(16) outp = 0;
Bit#(1) carry = 0;
outp[0] = a[0] ^ b[0];
carry = a[0] & b[0];
for(Integer i = 1; i < 16; i = i + 1)
begin
    outp[i] = a[i] ^ b[i] ^ carry;
    carry = (a[i] & b[i]) | (a[i] ^ b[i]) & carry;
end

return outp;
endfunction:rca
```

The 16-bit ripple carry adder is used to replace the “+” operator used in multiplication.

The addition is done using the Boolean expression of sum and carry of half and full adder. The overflowing carry bit is ignored.

Different functions with the same logic with differing bit widths are created and used throughout the code to eliminate the usage of “+” operator to the maximum extent.

The following image shows the logic used for twos compliment:

```
function Bit#(16) twos_compliment(Bit#(16) num);
Bit#(16) mask = 16'hFFFF;
Bit#(16) temp = 16'd0;
temp = num ^ mask;
temp = rca_16bit(temp,1);
return temp;
endfunction:twos_compliment
```

First the input number is XOR’ed with 0xFFFF. This will invert all the bits. Then 16-bit ripple carry adder is used to add 1 to the XOR’ed output resulting in 2’s compliment output.

The above functions are coordinated by rules to provide input and get output from each other to give final Int MAC output.

MAC_fp32.bsv:

This is a submodule which further instantiates two other submodules: bf16_mul and fp32_add within it.

Takes the following as input:

- 1) 16-bit input A
- 2) 16-bit input B
- 3) 32-bit input C

Gives the following as output:

- 1) 32-bit MAC output

This code is mainly dominated by four rules which are shown below:

```
rule do_mul(got_A == True && got_B == True && got_C == True && mul_initiated == False);
    mul_initiated <= True;
    fmul.get_A(rg_a);
    fmul.get_B(rg_b);
endrule

rule get_mulres(mul_initiated == True);
    mul_completed <= True;
    rg_ab <= pack(fmul.out_AB());
endrule

rule do_add(got_A == True && got_B == True && got_C == True && mul_completed == True && add_initiated == False);
    add_initiated <= True;
    fadd.get_A(rg_ab);
    fadd.get_B(rg_c);
endrule

rule get_addres(add_initiated == True);
    fmac_completed <= True;
    mac_output <= fadd.out_AaddB();
endrule
```

do_mul rule is the first rule to fire. It will set mul_initiated and provides inputs to methods present within bf16_mul.bsv.

get_mulres rule will fire when both mul_initiated is true and output of multiplication is ready(Implicit firing condition). When fired, this will store multiplication output to rg_AB and set mul_completed as True.

do_add rule will fire after multiplication is done. It will set add_initiated as true and provide inputs to the methods present within fp32_add.bsv.

get_addres rule will fire when both add_initiated is true and output of addition is ready(Implicit firing condition). When fired, this will store addition output to mac_output and set fmac_completed as True.

fmac_completed triggers the value method, which will return the value to higher level module.

bf16_mul.bsv:

This module computes the floating multiplication of two Bfloat 16 numbers.

Takes the following as input:

- 1) 16-bit input A
- 2) 16-bit input B

Gives the following as output:

- 1) Output of Bfnum type

Bfnum type:


Bfnum is a structure with 1-bit sign, 8 bits exponent and 7 bits mantissa as its members as shown below:

```
typedef struct {  
    Bit#(1) sign;  
    Bit#(8) exponent;  
    Bit#(7) fraction;  
} Bfnum deriving (Bits, Eq);
```

The obtained inputs are populated in Bfnum as shown below:

```
method Action get_A(Bit#(16) a) if (!got_A);  
    got_A <= True;  
    bf_a <= Bfnum[ sign: a[15], exponent: a[14:7], fraction: a[6:0] ];  
endmethod  
  
method Action get_B(Bit#(16) b) if (!got_B);  
    got_B <= True;  
    bf_b <= Bfnum[ sign: b[15], exponent: b[14:7], fraction: b[6:0] ];  
endmethod
```

After obtaining the inputs, the following flow is followed:



Calculate sign:

calculate_sign rule performs the sign calculation of the output bfnum after the inputs are provided. The logic is shown below:

```
rule calculate_sign(got_A == True && got_B == True && sign_calculated == False && handle_zero == False);
  if((bf_a.exponent == '0' && bf_a.fraction == '0') || (bf_b.exponent == '0' && bf_b.fraction == '0')) // To handle if one of the inputs is zero
  begin
    handle_zero <= True;
  end
  else
  begin
    sign_calculated <= True;
    sign_c <= bf_a.sign ^ bf_b.sign;
  end
endrule
```

This rule will perform XOR between the inputs sign bits to get the output sign bit [“else” part in the above code].

This rule will also detect the corner case where one of the inputs is zero [“if” part in the above code]. Upon detecting the corner case, it will set “handle_zero” as true to indicate to the other rules that corner case has occurred. Basically, if one of the inputs is zero, we can say output is zero without multiplying.

Add exponents:

Next step is to add up the exponents and subtract the bias of 127.

The above statement can be translated as: $\text{Exp_A} + \text{Exp_B} - 127$

When we take 2’s compliment of 127 we get: $\text{Exp_A} + \text{Exp_B} + 0b10000001$, which is just two additions in series. This calculation is achieved by the rule calculate_expone and the function add_exponents as shown below:

```
rule calculate_expone(got_A == True && got_B == True && sign_calculated == True && expone_calculated == False && handle_zero == False);
  expone_calculated <= True;
  calculate_mantissa <= True;
  exp_c <= add_exponents(bf_a.exponent , bf_b.exponent);
  temp_A <= zeroExtend({1'b1,bf_a.fraction});
  temp_B <= zeroExtend({1'b1,bf_b.fraction});
endrule
```

The above rule just provides input and gets output from add_exponents function and along with it, it will set few flags and prepares temp_A and temp_B registers for next step in calculation by pre-appending implicit 1 to mantissa.

```

function Bit#(8) add_exponents(Bit#(8) a, Bit#(8) b);
    Bit#(8) outp_inter = 8'b0;
    Bit#(8) outp = 8'b0;
    Bit#(8) bias = 8'b10000001;
    Bit#(1) carry = 1'b0;
    outp_inter[0] = a[0] ^ b[0];
    carry = a[0] & b[0];
    for(Integer i = 1; i < 8; i = i + 1)
    begin
        outp_inter[i] = a[i] ^ b[i] ^ carry;
        carry = (a[i] & b[i]) | (a[i] ^ b[i]) & carry;
    end

    carry = 1'b0;
    outp[0] = outp_inter[0] ^ bias[0];
    carry = outp_inter[0] & bias[0];
    for(Integer i = 1; i < 8; i = i + 1)
    begin
        outp[i] = outp_inter[i] ^ bias[i] ^ carry;
        carry = (outp_inter[i] & bias[i]) | (outp_inter[i] ^ bias[i]) & carry;
    end

    return outp;
endfunction:add_exponents

```

The add_exponents function shown above is just two ripple carry adders in series to do $\text{Exp_A} + \text{Exp_B} + 0b10000001$.

Multiply_mantissa:

The following image shows the logic used in multiplication of mantissa:

```

rule rl_multiply(got_A == True && got_B == True && count != 5'd0 && sign_calculated == True && expone_calculated == True && calculate_mantissa == True && handle_zero == False);
    if(temp_B[0] == 1)
    begin
        temp_prod <= rca(temp_prod, zeroExtend(temp_A));
    end
    temp_A <= temp_A << 1;
    temp_B <= temp_B >> 1;
    count <= count - 1;
endrule

```

The above rule is just an unsigned 8-bit multiplier. It uses 16-bit ripple carry adder shown below:

```

function Bit#(16) rca(Bit#(16) a, Bit#(16) b);
    Bit#(16) outp = 0;
    Bit#(1) carry = 0;
    outp[0] = a[0] ^ b[0];
    carry = a[0] & b[0];
    for(Integer i = 1; i < 16; i = i + 1)
    begin
        outp[i] = a[i] ^ b[i] ^ carry;
        carry = (a[i] & b[i]) | (a[i] ^ b[i]) & carry;
    end

    return outp;
endfunction:rca


```

The output of multiplication is stored in temp_prod.

Round:

The next step is rounding. The rounding strategy used is “Round to Nearest”

The following flow chart illustrates the rounding algorithm used:



The above flowchart is implemented in bsv as shown below:

```
function Bit#(15) round(Bit#(16) prod_out, Bit#(8) exp);
  Bit#(15) outp = 15'b0;
  Bit#(1) round_bit = 1'b0;
  Bit#(6) res_nocarry = 6'b0;
  Bit#(7) res_withcarry = 7'b0;
  Bit#(9) carry_type_a = 9'b0;
  Bit#(9) carry_type_b = 9'b0;

  if(prod_out[15] == 1'd1) // If carry is generated during multiplication
  begin
    exp = add_8bits(exp, 8'b1);
    round_bit = prod_out[7];
    // If round bit is 0 truncate the remaining bits
    if(round_bit == 1'd0)
    begin
      outp = zeroExtend(prod_out[14:8]);
    end
    // If round bit is 1 do the following
    else
    begin
      res_withcarry = prod_out[6:0]; // To check the remaining bits
      if(res_withcarry == 7'd0 && prod_out[8] == 1'd0) // If remaining bits are 0 and LSB is also 0
      begin
        outp = zeroExtend(prod_out[14:8]); // Truncate the rest
      end
      else
      begin // If remaining bits are non zero
        carry_type_b = add_9bits(zeroExtend(prod_out[15:8]), 9'b1); // Add one to round up
        if(carry_type_b[8] == 1) // See if the above addition results in a carry
        begin
          exp = add_8bits(exp, 8'b1); // Adjust exponent
          outp = zeroExtend(carry_type_b[7:1]);
        end
        else
        begin // If there is no carry while rounding up
          outp = zeroExtend(carry_type_b[6:0]);
        end
      end
    end
  end

end

else // If carry is not generated during multiplication
```

```

end
else // If carry is not generated during multiplication
begin
    round_bit = prod_out[6];
    // If round bit is 0 truncate the remaining bits
    if(round_bit == 1'd0)
    begin
        outp = zeroExtend(prod_out[13:7]);
    end
    // If round bit is 1 do the following
    else
    begin
        rem_nocarry = prod_out[5:0]; // To check the remaining bits
        if(rem_nocarry == 6'd0 && prod_out[7] == 1'd0) // If remaining bits are 0 and LSB is also 0
        begin
            outp = zeroExtend(prod_out[13:7]); // Truncate the rest
        end
        else
        begin // If remaining bits are non zero
            carry_type_a = add_9bits(prod_out[15:7], 9'b1); // Add one to round up
            if(carry_type_a[8] == 1) // See if the above addition results in a carry
            begin
                exp = add_8bits(exp, 8'b1); // Adjust exponent
                outp = zeroExtend(carry_type_a[7:1]);
            end
            else
            begin // If there is no carry while rounding up
                outp = zeroExtend(carry_type_a[6:0]);
            end
        end
    end
end
end

outp = add_15bits(outp, (zeroExtend(exp) << 7));
return outp;
endfunction:round

```

After the rounding is done, the output Bfnum type is populated with the answer as shown below:

```

rule round_nearest(got_A == True && got_B == True && sign_calculated == True && expone_calculated == True && calculate_mantissa == True && count == 5'd0 && rounding_done == False && handle_zero == False);
    rounding_done <= True;
    man_c_and_final_exp <= round(temp_prod, exp_c);
endrule

rule assemble_answer(got_A == True && got_B == True && sign_calculated == True && expone_calculated == True && calculate_mantissa == True && rounding_done == True && assembled_answer == False && handle_zero == False);
    assembled_answer <= True;
    bf_c <= Bfnum{ sign: sign_c, exponent: man_c_and_final_exp[14:7], fraction: man_c_and_final_exp[6:0] };
endrule

```

The “assembled_answer”, when set, triggers the value method to return the computed answer to higher level module.

Handling corner case:

When one of the inputs is detected to be zero, multiplication does not happen but “assembled_answer” is set and output Bfnum “bf_c” is set to zero and eventually returned to higher level module in next cycle.

```

rule handle_case_zero(got_A == True && got_B == True && handle_zero == True && handled_zero == False);
    assembled_answer <= True;
    handled_zero <= True;
    bf_c <= Bfnum{ sign: '0, exponent: '0, fraction: '0 };
endrule

```

fp32_add.bsv:

This module computes the floating addition of a Bfloat 16 number and fp32 number.

Takes the following as input:

- 1) 16-bit input A
- 2) 32-bit input B

Gives the following as output:

- 3) Output of Fpnum type

Fpnum type:

Fpnum is a structure with 1 bit sign, 8 bits exponent and 23 bits mantissa as its members as shown below:


```
typedef struct {  
    Bit#(1) sign;  
    Bit#(8) exponent;  
    Bit#(23) fraction;  
} Fpnum deriving (Bits, Eq);
```

The obtained inputs are populated in Fpnum as shown below:

```
method Action get_A(Bit#(16) a) if (!got_A);  
    got_A <= True;  
    fp_a <= Fpnum{ sign: a[15], exponent: a[14:7], fraction: {a[6:0],16'b0} };  
endmethod  
  
method Action get_B(Bit#(32) b) if (!got_B);  
    got_B <= True;  
    fp_b <= Fpnum{ sign: b[31], exponent: b[30:23], fraction: b[22:0] };  
endmethod
```

Input a is in bfloat 16. It is converted to fp32 format by the method get_A by appending 16 zeroes to the right side of mantissa.

After the inputs are obtained, the following flow is followed:



Swap:

The operands are swapped such that “a” is always bigger number. This will simplify the logic needed.

The following image shows the logic used:

```

rule swap_operands_if_needed(got_A == True && got_B == True && operands_swapped_if_needed == False && handle_zero == False && handle_oneinpzero == False);
  if(fp_a.exponent == fp_b.exponent && fp_a.fraction == fp_b.fraction && fp_a.sign != fp_b.sign) // Handles special case when addition results in zero
  begin
    handle_zero <= True;
  end
  else if((fp_a.exponent == '0' && fp_a.fraction == '0') || (fp_b.exponent == '0' && fp_b.fraction == '0')) // Handles special case when one of the inputs is zero
  begin
    if(fp_b.exponent == '0' && fp_b.fraction == '0')
    begin
      fp_b.sign <= '0';
    end
    handle_oneinpzero <= True;
  end
  else
  begin
    if(fp_a.exponent < fp_b.exponent)
    begin
      fp_a <= fp_b;
      fp_b <= fp_a;
    end
    else if(fp_a.exponent == fp_b.exponent)
    begin
      if(fp_a.fraction < fp_b.fraction)
      begin
        fp_a <= fp_b;
        fp_b <= fp_a;
      end
    end
  end
  operands_swapped_if_needed <= True;
endrule
  
```

This rule also identifies the following corner cases:

- 1) When A = -B (The answer is zero)
- 2) When either A or B is zero (The answer is simply the other non zero number)

To swap, first the exponents are compared, if they are same then mantissa is compared.

Exponent difference:

The below code calculates the difference in exponents:

```
rule calculate_expdiff(got_A == True && got_B == True && operands_swapped_if_needed == True && expdiff_calculated == False && handle_zero == False && handle_oneinpzero == False);
    temp_A <= {2'b01, fp_a.fraction, 25'b0};
    temp_B <= {2'b01, fp_b.fraction, 25'b0};
    expdiff_calculated <= True;
    expdiff <= add_bits(fp_a.exponent, twos_compliment(fp_b.exponent));
endrule
```

It is just ripple carry adder with second input fed in twos compliment format

Right shifting b:

The below code contains the rule which right shifts the b input (lower magnitude)

```
rule add_prep(got_A == True && got_B == True && operands_swapped_if_needed == True && expdiff_calculated == True && add_prep_done == False && handle_zero == False && handle_oneinpzero == False);
    add_prep_done <= True;
    if(fp_a.sign == fp_b.sign)
    begin
        sign_c <= fp_a.sign;
        temp_B <= temp_B >> expdiff;
        do_add <= True;
    end
    else
    begin
        sign_c <= fp_a.sign;
        temp_B <= temp_B >> expdiff;
        do_sub <= True;
    end
endrule
```

temp_A and temp_B are chosen to be 50 bit registers **(An important design consideration)**

50 bits are sufficient because when exponent difference is large such that it causes the second input to right shift too much, round bit will become zero and eventually all bits of second input will be truncated.

We cannot use less than 49 bits, otherwise we won't be able to perform rounding correctly (We will lose bits needed to decide rounding flow due to right shift)

And we cannot use 49 bits in order to detect carry in float addition (to adjust exponent in upcoming steps).

So basically, 1 carry bit + 24 bits + 1 round bit + 24 bits (right shift worst case) = 50 bits are needed.

This rule also decides whether to add or subtract based on sign bits.

Float add/sub:

The following two rules perform float addition and subtraction respectively.

```
rule add(got_A == True && got_B == True && operands_swapped_if_needed == True && expdiff_calculated == True && add_prepared == True)
do_add <= False;
temp_sum <= add_50bits(temp_A, temp_B);
round_addition_result <= True;
endrule

rule sub(got_A == True && got_B == True && operands_swapped_if_needed == True && expdiff_calculated == True && add_prepared == True)
do_sub <= False;
temp_sum <= sub_50bits(temp_A, temp_B);
adj_sub <= True;
endrule
```

Addition and subtraction are done using 50 bit ripple carry adders.

Addition using rca:

```
function Bit#(50) add_50bits(Bit#(50) a, Bit#(50) b);
    Bit#(50) outp = 50'b0;
    Bit#(1) carry = 1'b0;
    outp[0] = a[0] ^ b[0];
    carry = a[0] & b[0];
    for(Integer i = 1; i < 50; i = i + 1)
    begin
        outp[i] = a[i] ^ b[i] ^ carry;
        carry = (a[i] & b[i]) | (a[i] ^ b[i]) & carry;
    end

    return outp;
endfunction:add_50bits
```

Subtraction using rca:

```
function Bit#(50) sub_50bits(Bit#(50) a, Bit#(50) b);
    Bit#(50) outp = 50'b0;
    Bit#(1) carry = 1'b0;
    Bit#(50) comp_b = 50'b0;
    comp_b = (b ^ '1) + 1;
    outp[0] = a[0] ^ comp_b[0];
    carry = a[0] & comp_b[0];
    for(Integer i = 1; i < 50; i = i + 1)
    begin
        outp[i] = a[i] ^ comp_b[i] ^ carry;
        carry = (a[i] & comp_b[i]) | (a[i] ^ comp_b[i]) & carry;
    end

    return outp;
endfunction:sub_50bits
```

Round:

The rounding method used is same as used in float multiplication, with minor differences. Below is the flowchart:



Note that the logic is the same, but the checking of round bit is at 24th bit and LSB is at 23rd bit.

The rounding operation is split into two, one for addition and other for subtraction to account for the fact that in addition carry will be generated, and in subtraction borrow(MSB will become zero) will be generated and the relative positions of LSB and round bit will vary.

Rounding for addition: Captured by the function -> round_afteradd

Rounding for subtraction : Captured by the function -> round_aftersub

round_afteradd:

```
function Bit#(31) round_afteradd(Bit#(50) add_out, Bit#(8) exp);
    Bit#(31) outp = 31'b0;
    Bit#(1) round_bit = 1'b0;
    Bit#(24) rem_nocarry = 24'b0;
    Bit#(25) rem_withcarry = 25'b0;
    Bit#(25) carry_type_a = 25'b0;
    Bit#(25) carry_type_b = 25'b0;

    if(add_out[49] == 1'd1) // If carry is generated during addition
    begin
        exp = add_8bits(exp, 8'b1);
        round_bit = add_out[25];
        // If round bit is 0 truncate the remaining bits
        if(round_bit == 1'd0)
        begin
            outp = zeroExtend(add_out[48:26]);
        end
        // If round bit is 1 do the following
        else
        begin
            rem_withcarry = add_out[24:0]; // To check the remaining bits
            if(rem_withcarry == 25'd0 && add_out[26] == 1'd0) // If remaining bits are 0 and LSB is also 0
            begin
                outp = zeroExtend(add_out[48:26]); // Truncate the rest
            end
            else
            begin // If remaining bits are non zero
                carry_type_b = add_25bits(zeroExtend(add_out[49:26]), 25'b1); // Add one to round up
                if(carry_type_b[24] == 1) // See if the above addition results in a carry
                begin
                    exp = add_8bits(exp, 8'b1); // Adjust exponent
                    outp = zeroExtend(carry_type_b[23:1]);
                end
                else
                begin // If there is no carry while rounding up
                    outp = zeroExtend(carry_type_b[22:0]);
                end
            end
        end
    end
end
```

The code in the above image handles the rounding of addition result, when carry is generated.

```

end
else // If carry is not generated during addition
begin
    round_bit = add_out[24];
    // If round bit is 0 truncate the remaining bits
    if(round_bit == 1'd0)
    begin
        outp = zeroExtend(add_out[47:25]);
    end
    // If round bit is 1 do the following
    else
    begin
        rem_nocarry = add_out[23:0]; // To check the remaining bits
        if(rem_nocarry == 24'd0 && add_out[25] == 1'd0) // If remaining bits are 0 and LSB is also 0
        begin
            outp = zeroExtend(add_out[47:25]); // Truncate the rest
        end
        else
        begin // If remaining bits are non zero
            carry_type_a = add_25bits(add_out[49:25], 25'b1); // Add one to round up
            if(carry_type_a[24] == 1) // See if the above addition results in a carry
            begin
                exp = add_8bits(exp, 8'b1); // Adjust exponent
                outp = zeroExtend(carry_type_a[23:1]);
            end
            else
            begin // If there is no carry while rounding up
                outp = zeroExtend(carry_type_a[22:0]);
            end
        end
    end
end

outp = add_31bits(outp, (zeroExtend(exp) << 23));
return outp;
endfunction:round_afteradd

```

The code in the above image handles the rounding of addition result, when carry is not generated.

round_aftersub:

```

function Bit#(31) round_aftersub(Bit#(50) sub_out, Bit#(8) exp);
    Bit#(31) outp = 31'b0;
    Bit#(1) round_bit = 1'b0;
    Bit#(24) rem_nocarry = 24'b0;
    Bit#(23) rem_bits = 23'b0;
    Bit#(25) carry_type_a = 25'b0;
    Bit#(25) carry_type_b = 25'b0;

    if(sub_out[48] == 1'd0) // If MSB is zero during subtraction
    begin
        exp = exp - 8'b1;
        round_bit = sub_out[23];
        // If round bit is 0 truncate the remaining bits
        if(round_bit == 1'd0)
        begin
            outp = zeroExtend(sub_out[46:24]);
        end
        // If round bit is 1 do the following
        else
        begin
            rem_bits = sub_out[22:0]; // To check the remaining bits
            if(rem_bits == 23'd0 && sub_out[24] == 1'd0) // If remaining bits are 0 and LSB is also 0
            begin
                outp = zeroExtend(sub_out[46:24]); // Truncate the rest
            end
            else
            begin // If remaining bits are non zero
                carry_type_b = add_25bits(zeroExtend(sub_out[47:23]), 25'b1); // Add one to round up
                if(carry_type_b[24] == 1) // See if the above addition results in a carry
                begin
                    exp = add_8bits(exp, 8'b1); // Adjust exponent
                    outp = zeroExtend(carry_type_b[23:1]);
                end
                else
                begin // If there is no carry while rounding up
                    outp = zeroExtend(carry_type_b[22:0]);
                end
            end
        end
    end
end

```

The code in the above image handles the rounding of subtraction result, when borrow is generated.

```

end
else // If MSB is not zero after subtraction
begin
    round_bit = sub_out[24];
    // If round bit is 0 truncate the remaining bits
    if(round_bit == 1'd0)
    begin
        outp = zeroExtend(sub_out[47:25]);
    end
    // If round bit is 1 do the following
    else
    begin
        res_nocarry = sub_out[23:0]; // To check the remaining bits
        if(res_nocarry == 24'd0 && sub_out[25] == 1'd0) // If remaining bits are 0 and LSB is also 0
        begin
            outp = zeroExtend(sub_out[47:25]); // Truncate the rest
        end
        else
        begin // If remaining bits are non zero
            carry_type_a = add_25bits(sub_out[49:25], 25'b1); // Add one to round up
            if(carry_type_a[24] == 1) // See if the above addition results in a carry
            begin
                exp = add_8bits(exp, 8'b1); // Adjust exponent
                outp = zeroExtend(carry_type_a[23:1]);
            end
            else
            begin // If there is no carry while rounding up
                outp = zeroExtend(carry_type_a[22:0]);
            end
        end
    end
end

outp = add_31bits(outp, (zeroExtend(exp) << 23));
return outp;
endfunction:round_aftersub

```

The code in the above image handles the rounding of subtraction result, when borrow is not generated.

Handling of corner cases:

Decrementing exponent:

```

rule adjust_subres(got_A == True && got_B == True && operands_swapped_if_needed == True && expdiff_calculated ==
    if(temp_sum[48] == 1'b1)
    begin
        adj_done <= True;
        round_subtraction_result <= True;
    end
    else
    begin
        fp_a.exponent <= sub_8bits(fp_a.exponent, 8'b1);
        temp_sum <= temp_sum << 1;
    end
endrule

```

The above rule will decrement exponent upon detection of borrow.

Handling zeroes:

```
rule handle_zero_case(handle_zero == True && handle_oneinpzero == False);
    handle_zero <= False;
    assembled_answer <= True;
    fp_c <= Fpnum{ sign: '0', exponent: '0', fraction: '0'};
endrule

rule handle_oneinpzero_case(handle_oneinpzero == True);
    handle_oneinpzero <= False;
    assembled_answer <= True;
    fp_c <= Fpnum{ sign: fp_a.sign | fp_b.sign, exponent: fp_a.exponent | fp_b.exponent, fraction: fp_a.fraction | fp_b.fraction};
endrule
```

The above rules will handle if either the addition results in zero or if either of the inputs is zero.

Important design consideration: Negative zeroes are converted to positive zeros in this design

Finally, there are rules which coordinates all of the above said functions to get expected answer.

VERIFICATION:

The verification flow is very strict and does not allow any leniency in output even if the question allows for error in last 2 bits of LSB.

The given testcases for Int contained both positive and negative numbers. BSV and Reference model both passed the given testcases

The float testcases had only 1000 positive testcases. First the BSV and RM are made to pass these testcases.

Float mul testcases augmentation:

Then the sign bit of A and B binary are flipped to get the negative versions of given testcases.

The Output AB sign bit is also flipped according to below table and verified both BSV and reference model (Found and fixed few bugs)

A	B	AB
POSITIVE	POSITIVE	POSITIVE
POSITIVE	NEGATIVE	NEGATIVE
NEGATIVE	POSITIVE	NEGATIVE
NEGATIVE	NEGATIVE	POSITIVE

Float add testcases augmentation:

Then wanted to test negative versions of given inputs to float add. But the given cases didn't have negative MAC output.

Then a decision is made to web scrap the online calculator: [Add or subtract floating point numbers \(IEEE 754\)](#) To automatically provide inputs to website and obtain outputs using selenium library in python.

Preview of online calaculator:

The screenshot shows a web application titled 'numeral-systems' with a navigation bar containing 'Positional notation system', 'IEEE-754 floating point numbers', and 'Other numeral systems'. The main heading is 'Add or subtract floating point numbers (IEEE 754)'. Below this, there are two dropdown menus: 'number of bits' set to '32 bits' and 'input format' set to 'binary'. There are two input fields: 'number 1' containing 'binary 1' and 'number 2' containing 'binary 2'. Between these fields is a small dropdown menu with a '+' sign. At the bottom is a blue 'Calculate' button.

Webscrapping code:

```
1  from selenium import webdriver
2  from selenium.webdriver.common.by import By
3  import time
4
5  from selenium.webdriver.chrome.options import Options
6  chrome_options = Options()
7  chrome_options.add_experimental_option("detach", True)
8
9  web = webdriver.Chrome(options=chrome_options)
10 web.get('https://numeral-systems.com/ieee-754-add/')
11
12 file = open("Padded_negAB_output.txt", "r")
13 AB = file.readlines()
14 file.close()
15
16 file = open("negC_binary.txt", "r")
17 C = file.readlines()
18 file.close()
19
20 file = open("NN_MAC_binary.txt", "w")
21
22
23 Cookies = web.find_element(By.XPATH, '//*[@id="cookie-banner-buttons-container"]/button[2]')
24 input_1 = web.find_element(By.XPATH, '//*[@id="number-input-1"]')
25 input_2 = web.find_element(By.XPATH, '//*[@id="number-input-2"]')
26 Submit = web.find_element(By.XPATH, '//*[@id="submit-button"]')
```

```

22
23     Cookies = web.find_element(By.XPATH, '//*[@id="cookie-banner-buttons-container"]/button[2]')
24     input_1 = web.find_element(By.XPATH, '//*[@id="number-input-1"]')
25     input_2 = web.find_element(By.XPATH, '//*[@id="number-input-2"]')
26     Submit = web.find_element(By.XPATH, '//*[@id="submit-button"]')
27
28     Cookies.click()
29
30
31     for i in range(len(AB)):
32         input_1.send_keys(AB[i])
33         input_2.send_keys(C[i])
34
35         Submit.click()
36         # time.sleep(5)
37         Output = web.find_element(By.XPATH, '//*[@id="result-path-container"]/div[8]')
38         file.write(Output.text+"\n")
39         print(f"Done {i+1} {Output.text}")
40
41         input_1.clear()
42         input_2.clear()
43
44     file.close()
45     print("FINISHED!!!")

```

The obtained testcases helped to discover the expected rounding strategy and helped in creating reference model.

Creating reference model gave the understanding needed to create BSV codes.

The following table summarises the testcases expansion for float add


A	B	AB	C	MAC
POSITIVE	POSITIVE	POSITIVE	POSITIVE	PP cases
POSITIVE	NEGATIVE	NEGATIVE	POSITIVE	NP cases
NEGATIVE	POSITIVE	NEGATIVE	POSITIVE	NP cases
NEGATIVE	NEGATIVE	POSITIVE	POSITIVE	PP cases
POSITIVE	POSITIVE	POSITIVE	NEGATIVE	PN cases
POSITIVE	NEGATIVE	NEGATIVE	NEGATIVE	NN cases
NEGATIVE	POSITIVE	NEGATIVE	NEGATIVE	NN cases
NEGATIVE	NEGATIVE	POSITIVE	NEGATIVE	PN cases

Therefore, the testcases were expanded from 2000 to 9000


Then few corner cases with zeroes, all ones, walking ones, walking zeroes and alternating ones are tested.

GTKWAVE is used for waveform visualisation and debugging

The following waveform shows random inputs being fed to RTL and getting output.



The below waveform shows the zoomed in version of above waveform so that each signal can be seen clearly.



TESTBENCH:

A testbench is written: test_mkMAC_unpipelined.py

It can test the following:

- 1) 2000 given + expanded testcases (float and Int combined) = 9000 testcases
- 2) Corner testcases
- 3) Random inputs testing (NaN testcases are filtered out) = 15000 testcases
- 4) Coverage calculations

The assertions are made between both RTL and Reference model and between RTL and given testcases. **The last two bits leniency is not followed during assertion, rather all bits are checked and the testcase passes only if all bits are right.**

Testbench explanation:

The entire testbench is explained in this section. The test bench is divided into small chunks of images with explanation below each image.

```
import os
import random
from pathlib import Path

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, ClockCycles
import logging as _log

from FLOAT_RM import *
from INT_RM import *
```

The above image shows the imports done in testbench. Notice FLOAT_RM and INT_RM being imported, these are reference models.

```
# Ports:
# Name                I/O  size props
# RDY_get_A            O    1
# RDY_get_B            O    1
# RDY_get_C            O    1
# RDY_get_S1_or_S2     O    1
# output_MAC           O   32 reg
# RDY_output_MAC       O    1 reg
# CLK                  I    1 clock
# RST_N                I    1 reset
# get_A_a              I   16 reg
# get_B_b              I   16 reg
# get_C_c              I   32 reg
# get_S1_or_S2_s1_or_s2 I    1 reg
# EN_get_A             I    1
# EN_get_B             I    1
# EN_get_C             I    1
# EN_get_S1_or_S2     I    1
```

The above image contains the interface obtained in generated Verilog present as comments for easier reference while coding.

```

async def reset(dut):
    dut.RST_N.value = 1
    await RisingEdge(dut.CLK)
    dut.RST_N.value = 0
    await RisingEdge(dut.CLK)
    dut.RST_N.value = 1
    await RisingEdge(dut.CLK)

```

The above function resets the MAC unit. It is called only once at the beginning of test.

```

async def give_input(dut,A,B,C,S):
    dut.get_A_a.value = A
    dut.get_B_b.value = B
    dut.get_C_c.value = C
    dut.get_S1_or_S2_s1_or_s2.value = S
    await RisingEdge(dut.CLK)
    dut.EN_get_A.value = 1
    dut.EN_get_B.value = 1
    dut.EN_get_C.value = 1
    dut.EN_get_S1_or_S2.value = 1
    await RisingEdge(dut.CLK)
    dut.EN_get_A.value = 0
    dut.EN_get_B.value = 0
    dut.EN_get_C.value = 0
    dut.EN_get_S1_or_S2.value = 0

```

The above function gives input to RTL.

```

async def get_output_float(dut):
    await RisingEdge(dut.RDY_output_MAC)
    return dut.output_MAC.value

```

The above function gets float output from RTL

```

async def get_output_int(dut):
    await RisingEdge(dut.RDY_output_MAC)
    rtl_answer = dut.output_MAC.value
    str_ans = str(rtl_answer)
    if(str_ans[0] == "-"):
        rtl_answer = ((int(str_ans,2) ^ 0xFFFFFFFF) + 1) * -1
    else:
        rtl_answer = int(str(rtl_answer),2)
    return rtl_answer

```

The above function gets integer results from RTL and converts the negative numbers into assertable format.

```
def create_random_float16():
    S,E = random.randint(0,1),random.randint(0,0xFF)
    if(E == 0xFF):
        M = 0
    else:
        M = random.randint(0,0x7F)
    return bfmk(S,E,M)

def create_random_float32():
    S,E = random.randint(0,1),random.randint(0,0xFF)
    if(E == 0xFF):
        M = 0
    else:
        M = random.randint(0,0x7FFFFFFF)
    return fpmk(S,E,M)
```

The above two functions are used to generate random floating-point numbers. Nan are avoided while generating random numbers by those if-else conditions.

```
@cocotb.test()
async def test_MAC_unpipelined(dut):

    # Choose type of test
    test_float = 1
    test_int = 1
    test_random = 1
    test_indiv = 0
```

This is main testbench function. The user can choose whether to test float only, int only, random inputs or test a individual case.

```
clock = Clock(dut.CLK, 10, units="us")
cocotb.start_soon(clock.start(start_high=False))
await reset(dut)
```

The code in above image starts the clock and resets the DUT.

```
if(test_indiv == 1):
    await give_input(dut,int("1110111011110010",2),int("0101000001111100",2),int("11111110011101010000111001110111",2),1)
    rtl_output = await get_output_float(dut)
    print("RTL:",str(rtl_output))
```

The code above allows the user to test a particular input. This is useful for debugging problems.

```

LA = []
LB = []
LAB = []

# Test float

file_a = open("Values/combined_A_binary.txt", "r")
LA = file_a.readlines()
file_a.close()

file_b = open("Values/combined_B_binary.txt", "r")
LB = file_b.readlines()
file_b.close()

file_c = open("Values/combined_C_binary.txt", "r")
LC = file_c.readlines()
file_c.close()

file_MAC = open("Values/combined_MAC_binary.txt", "r")
LAB = file_MAC.readlines()
file_MAC.close()

```

The code above reads the text files containing the expanded testcases for float and stores in lists.

```

# Inserting special cases

# Float addition results in zero
LA = LA[:49] + ["0011111110000000"] + LA[49:]
LB = LB[:49] + ["0100000100101100"] + LB[49:]
LC = LC[:49] + ["11000001001011000000000000000000"] + LC[49:]
LAB = LAB[:49] + ["0"*32] + LAB[49:]

# Input A is zero
LA = LA[:100] + ["0"*16] + LA[100:]
LB = LB[:100] + ["0100000100101100"] + LB[100:]
LC = LC[:100] + ["10"*16] + LC[100:]
LAB = LAB[:100] + ["10"*16] + LAB[100:]

# Input B is zero
LA = LA[:1000] + ["0100000100101100"] + LA[1000:]
LB = LB[:1000] + ["0"*16] + LB[1000:]
LC = LC[:1000] + ["10"*16] + LC[1000:]
LAB = LAB[:1000] + ["10"*16] + LAB[1000:]

# Input C is zero
LA = LA[:1200] + ["0100000100101100"] + LA[1200:]
LB = LB[:1200] + ["0011111110000000"] + LB[1200:]
LC = LC[:1200] + ["0"*32] + LC[1200:]
LAB = LAB[:1200] + ["01000001001011000000000000000000"] + LAB[1200:]

# Input A is -ve zero
LA = LA[:2000] + ["1"+"0"*15] + LA[2000:]
LB = LB[:2000] + ["0100000100101100"] + LB[2000:]
LC = LC[:2000] + ["10"*16] + LC[2000:]
LAB = LAB[:2000] + ["10"*16] + LAB[2000:]

```

```

# Input B is -ve zero
LA = LA[:3000] + ["0100000100101100"] + LA[3000:]
LB = LB[:3000] + ["1"+"0"*15] + LB[3000:]
LC = LC[:3000] + ["10"*16] + LC[3000:]
LAB = LAB[:3000] + ["10"*16] + LAB[3000:]

# Input C is -ve zero
LA = LA[:5200] + ["0100000100101100"] + LA[5200:]
LB = LB[:5200] + ["0011111100000000"] + LB[5200:]
LC = LC[:5200] + ["1"+"0"*31] + LC[5200:]
LAB = LAB[:5200] + ["01000001001011000000000000000000"] + LAB[5200:]

# All inputs are zero
LA = LA[:7200] + ["0"*16] + LA[7200:]
LB = LB[:7200] + ["0"*16] + LB[7200:]
LC = LC[:7200] + ["0"*32] + LC[7200:]
LAB = LAB[:7200] + ["0"*32] + LAB[7200:]

```

The code in the above two images insert special cases to the list

```

# Corner cases indentified while analysing coverage
bfS = [0,1]*10
bfE = [0,0b11111110,0x55,0xAA,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x80,0xFE,0xFD,0xFB,0xF7,0xEF,0xDF,0xBF,0x7F]
bfM = [0,0b1111111,0x55,0x2A,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x7E,0x7D,0x7B,0x77,0x6F,0x5F,0x3F,0x4,0x7E]

fpS = [0,1]*10
fpE = [0,0b11111110,0x55,0xAA,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x80,0xFE,0xFD,0xFB,0xF7,0xEF,0xDF,0xBF,0x7F]
fpM = [0,0x7FFFFF,0x555555,0x2AAAAA]*5

Bin_A = []
Bin_B = []
Bin_C = []

for i in range(20):
    temp_A = bfnk(bfS[i],bfE[i],bfM[i])
    temp_B = bfnk(bfS[i],bfE[i],bfM[i])
    temp_C = fpnk(fpS[i],fpE[i],fpM[i])
    RM_output = MAC_fp32_RM(temp_A,temp_B,temp_C)
    if(RM_output != "EXCEPTION"):
        Bin_A.append(temp_A)
        Bin_B.append(temp_B)
        Bin_C.append(temp_C)

```

The code in above image generates testcases with alternating ones, walking zeroes and walking ones. While permuting on special cases for individual components like sign, exponent and mantissa there is a possibility of generating a Nan, so the created float numbers are given to MAC_fp32_RM reference model and if the reference model returns "EXCEPTION" that testcase is not tested.


```

testcase_counter = 0
if(test_float == 1):
    print("TESTING FLOAT INPUTS")
    for i in range(len(LA)):
        testcase_counter += 1
        await give_input(dut,int(LA[i],2),int(LB[i],2),int(LC[i],2),1)
        rtl_output = await get_output_float(dut)
        assert str(rtl_output) == LAB[i].strip("\n") # assertion between RTL and expected value
        RM_output = MAC_fp32_RM(LA[i].strip("\n"),LB[i].strip("\n"),LC[i].strip("\n"))
        print("RTL:",str(rtl_output),"EXPECTED:",LAB[i].strip("\n"),"RM:",RM_output,f"TESTCASE {testcase_counter}")
        assert str(rtl_output) == RM_output # assertion between RTL and reference model value

    for i in range(len(Bin_A)):
        testcase_counter += 1
        await give_input(dut,int(Bin_A[i],2),int(Bin_B[i],2),int(Bin_C[i],2),1)
        rtl_output = await get_output_float(dut)
        RM_output = MAC_fp32_RM(Bin_A[i],Bin_B[i],Bin_C[i])
        print("RTL:",str(rtl_output),"RM:",RM_output,f"TESTCASE {testcase_counter}")
        assert str(rtl_output) == RM_output # assertion between RTL and reference model value

```

The above code provides float testcases as input to RTL, monitor the output and performs assertions.

The first for loop gives the expanded testcases as inputs and performs the following two-way assertions:

RTL output == Reference model output

RTL output == Given output in text file

The second for loop provides the float special cases and asserts the output. It performs just RTL output == reference model output, because given testcases did not expect answers for corner cases.

```

# Int MAC test

LA = []
LB = []
LC = []
LO = []

A_File = open("Values/A_decimal.txt","r")
A_list = A_File.readlines()
A_File.close()

B_File = open("Values/B_decimal.txt","r")
B_list = B_File.readlines()
B_File.close()

C_File = open("Values/C_decimal.txt","r")
C_list = C_File.readlines()
C_File.close()

O_File = open("Values/MAC_decimal.txt","r")
O_list = O_File.readlines()
O_File.close()

for i in range(len(A_list)-1):
    LA.append(eval(A_list[i].strip()).strip('\n'))

for i in range(len(B_list)-1):
    LB.append(eval(B_list[i].strip()).strip('\n'))

for i in range(len(C_list)-1):
    LC.append(eval(C_list[i].strip()).strip('\n'))

for i in range(len(O_list)-1):
    LO.append(eval(O_list[i].strip()).strip('\n'))

```

The code in above image reads the integer testcases from given text files and stores it in list for usage.

```
# Inserting special cases

# Int addition results in zero
LA = LA[:49] + [25] + LA[49:]
LB = LB[:49] + [1] + LB[49:]
LC = LC[:49] + [-25] + LC[49:]
LO = LO[:49] + [0] + LO[49:]

# Input A is zero
LA = LA[:100] + [0] + LA[100:]
LB = LB[:100] + [7] + LB[100:]
LC = LC[:100] + [555] + LC[100:]
LO = LO[:100] + [555] + LO[100:]

# Input B is zero
LA = LA[:500] + [15] + LA[500:]
LB = LB[:500] + [0] + LB[500:]
LC = LC[:500] + [100] + LC[500:]
LO = LO[:500] + [100] + LO[500:]

# Input C is zero
LA = LA[:700] + [100] + LA[700:]
LB = LB[:700] + [-2] + LB[700:]
LC = LC[:700] + [0] + LC[700:]
LO = LO[:700] + [-200] + LO[700:]

# All inputs are zero
LA = LA[:900] + [0] + LA[900:]
LB = LB[:900] + [0] + LB[900:]
LC = LC[:900] + [0] + LC[900:]
LO = LO[:900] + [0] + LO[900:]
```

The code in above image inserts special testcases in list

```
CA = list(range(-128,128))
CB = list(range(-128,128))
CC = [0,1,-1,0xFFFFFFFF,0x7FFFFFFF,0xAAAAAAAA,0x55555555,4294967294, 4294967293, 4294967291, 4294967287, 4294967279, 4294967263, 4294967231, 4294967215, 4294967183, 4294967151, 4294967119, 4294967087, 4294967055, 4294967023, 4294966991, 4294966959, 4294966927, 4294966895, 4294966863, 4294966831, 4294966799, 4294966767, 4294966735, 4294966703, 4294966671, 4294966639, 4294966607, 4294966575, 4294966543, 4294966511, 4294966479, 4294966447, 4294966415, 4294966383, 4294966351, 4294966319, 4294966287, 4294966255, 4294966223, 4294966191, 4294966159, 4294966127, 4294966095, 4294966063, 4294966031, 4294965999, 4294965967, 4294965935, 4294965903, 4294965871, 4294965839, 4294965807, 4294965775, 4294965743, 4294965711, 4294965679, 4294965647, 4294965615, 4294965583, 4294965551, 4294965519, 4294965487, 4294965455, 4294965423, 4294965391, 4294965359, 4294965327, 4294965295, 4294965263, 4294965231, 4294965199, 4294965167, 4294965135, 4294965103, 4294965071, 4294965039, 4294965007, 4294964975, 4294964943, 4294964911, 4294964879, 4294964847, 4294964815, 4294964783, 4294964751, 4294964719, 4294964687, 4294964655, 4294964623, 4294964591, 4294964559, 4294964527, 4294964495, 4294964463, 4294964431, 4294964399, 4294964367, 4294964335, 4294964303, 4294964271, 4294964239, 4294964207, 4294964175, 4294964143, 4294964111, 4294964079, 4294964047, 4294964015, 4294963983, 4294963951, 4294963919, 4294963887, 4294963855, 4294963823, 4294963791, 4294963759, 4294963727, 4294963695, 4294963663, 4294963631, 4294963599, 4294963567, 4294963535, 4294963503, 4294963471, 4294963439, 4294963407, 4294963375, 4294963343, 4294963311, 4294963279, 4294963247, 4294963215, 4294963183, 4294963151, 4294963119, 4294963087, 4294963055, 4294963023, 4294962991, 4294962959, 4294962927, 4294962895, 4294962863, 4294962831, 4294962799, 4294962767, 4294962735, 4294962703, 4294962671, 4294962639, 4294962607, 4294962575, 4294962543, 4294962511, 4294962479, 4294962447, 4294962415, 4294962383, 4294962351, 4294962319, 4294962287, 4294962255, 4294962223, 4294962191, 4294962159, 4294962127, 4294962095, 4294962063, 4294962031, 4294961999, 4294961967, 4294961935, 4294961903, 4294961871, 4294961839, 4294961807, 4294961775, 4294961743, 4294961711, 4294961679, 4294961647, 4294961615, 4294961583, 4294961551, 4294961519, 4294961487, 4294961455, 4294961423, 4294961391, 4294961359, 4294961327, 4294961295, 4294961263, 4294961231, 4294961199, 4294961167, 4294961135, 4294961103, 4294961071, 4294961039, 4294961007, 4294960975, 4294960943, 4294960911, 4294960879, 4294960847, 4294960815, 4294960783, 4294960751, 4294960719, 4294960687, 4294960655, 4294960623, 4294960591, 4294960559, 4294960527, 4294960495, 4294960463, 4294960431, 4294960399, 4294960367, 4294960335, 4294960303, 4294960271, 4294960239, 4294960207, 4294960175, 4294960143, 4294960111, 4294960079, 4294960047, 4294960015, 4294959983, 4294959951, 4294959919, 4294959887, 4294959855, 4294959823, 4294959791, 4294959759, 4294959727, 4294959695, 4294959663, 4294959631, 4294959599, 4294959567, 4294959535, 4294959503, 4294959471, 4294959439, 4294959407, 4294959375, 4294959343, 4294959311, 4294959279, 4294959247, 4294959215, 4294959183, 4294959151, 4294959119, 4294959087, 4294959055, 4294959023, 4294958991, 4294958959, 4294958927, 4294958895, 4294958863, 4294958831, 4294958799, 4294958767, 4294958735, 4294958703, 4294958671, 4294958639, 4294958607, 4294958575, 4294958543, 4294958511, 4294958479, 4294958447, 4294958415, 4294958383, 4294958351, 4294958319, 4294958287, 4294958255, 4294958223, 4294958191, 4294958159, 4294958127, 4294958095, 4294958063, 4294958031, 4294957999, 4294957967, 4294957935, 4294957903, 4294957871, 4294957839, 4294957807, 4294957775, 4294957743, 4294957711, 4294957679, 4294957647, 4294957615, 4294957583, 4294957551, 4294957519, 4294957487, 4294957455, 4294957423, 4294957391, 4294957359, 4294957327, 4294957295, 4294957263, 4294957231, 4294957199, 4294957167, 4294957135, 4294957103, 4294957071, 4294957039, 4294957007, 4294956975, 4294956943, 4294956911, 4294956879, 4294956847, 4294956815, 4294956783, 4294956751, 4294956719, 4294956687, 4294956655, 4294956623, 4294956591, 4294956559, 4294956527, 4294956495, 4294956463, 4294956431, 4294956399, 4294956367, 4294956335, 4294956303, 4294956271, 4294956239, 4294956207, 4294956175, 4294956143, 4294956111, 4294956079, 4294956047, 4294956015, 4294955983, 4294955951, 4294955919, 4294955887, 4294955855, 4294955823, 4294955791, 4294955759, 4294955727, 4294955695, 4294955663, 4294955631, 4294955599, 4294955567, 4294955535, 4294955503, 4294955471, 4294955439, 4294955407, 4294955375, 4294955343, 4294955311, 4294955279, 4294955247, 4294955215, 4294955183, 4294955151, 4294955119, 4294955087, 4294955055, 4294955023, 4294954991, 4294954959, 4294954927, 4294954895, 4294954863, 4294954831, 4294954799, 4294954767, 4294954735, 4294954703, 4294954671, 4294954639, 4294954607, 4294954575, 4294954543, 4294954511, 4294954479, 4294954447, 4294954415, 4294954383, 4294954351, 4294954319, 4294954287, 4294954255, 4294954223, 4294954191, 4294954159, 4294954127, 4294954095, 4294954063, 4294954031, 4294953999, 4294953967, 4294953935, 4294953903, 4294953871, 4294953839, 4294953807, 4294953775, 4294953743, 4294953711, 4294953679, 4294953647, 4294953615, 4294953583, 4294953551, 4294953519, 4294953487, 4294953455, 4294953423, 4294953391, 4294953359, 4294953327, 4294953295, 4294953263, 4294953231, 4294953199, 4294953167, 4294953135, 4294953103, 4294953071, 4294953039, 4294953007, 4294952975, 4294952943, 4294952911, 4294952879, 4294952847, 4294952815, 4294952783, 4294952751, 4294952719, 4294952687, 4294952655, 4294952623, 4294952591, 4294952559, 4294952527, 4294952495, 4294952463, 4294952431, 4294952399, 4294952367, 4294952335, 4294952303, 4294952271, 4294952239, 4294952207, 4294952175, 4294952143, 4294952111, 4294952079, 4294952047, 4294952015, 4294951983, 4294951951, 4294951919, 4294951887, 4294951855, 4294951823, 4294951791, 4294951759, 4294951727, 4294951695, 4294951663, 4294951631, 4294951599, 4294951567, 4294951535, 4294951503, 4294951471, 4294951439, 4294951407, 4294951375, 4294951343, 4294951311, 4294951279, 4294951247, 4294951215, 4294951183, 4294951151, 4294951119, 4294951087, 4294951055, 4294951023, 4294950991, 4294950959, 4294950927, 4294950895, 4294950863, 4294950831, 4294950799, 4294950767, 4294950735, 4294950703, 4294950671, 4294950639, 4294950607, 4294950575, 4294950543, 4294950511, 4294950479, 4294950447, 4294950415, 4294950383, 4294950351, 4294950319, 4294950287, 4294950255, 4294950223, 4294950191, 4294950159, 4294950127, 4294950095, 4294950063, 4294950031, 4294949999, 4294949967, 4294949935, 4294949903, 4294949871, 4294949839, 4294949807, 4294949775, 4294949743, 4294949711, 4294949679, 4294949647, 4294949615, 4294949583, 4294949551, 4294949519, 4294949487, 4294949455, 4294949423, 4294949391, 4294949359, 4294949327, 4294949295, 4294949263, 4294949231, 4294949199, 4294949167, 4294949135, 4294949103, 4294949071, 4294949039, 4294949007, 4294948975, 4294948943, 4294948911, 4294948879, 4294948847, 4294948815, 4294948783, 4294948751, 4294948719, 4294948687, 4294948655, 4294948623, 4294948591, 4294948559, 4294948527, 4294948495, 4294948463, 4294948431, 4294948399, 4294948367, 4294948335, 4294948303, 4294948271, 4294948239, 4294948207, 4294948175, 4294948143, 4294948111, 4294948079, 4294948047, 4294948015, 4294947983, 4294947951, 4294947919, 4294947887, 4294947855, 4294947823, 4294947791, 4294947759, 4294947727, 4294947695, 4294947663, 4294947631, 4294947599, 4294947567, 4294947535, 4294947503, 4294947471, 4294947439, 4294947407, 4294947375, 4294947343, 4294947311, 4294947279, 4294947247, 4294947215, 4294947183, 4294947151, 4294947119, 4294947087, 4294947055, 4294947023, 4294946991, 4294946959, 4294946927, 4294946895, 4294946863, 4294946831, 4294946799, 4294946767, 4294946735, 4294946703, 4294946671, 4294946639, 4294946607, 4294946575, 4294946543, 4294946511, 4294946479, 4294946447, 4294946415, 4294946383, 4294946351, 4294946319, 4294946287, 4294946255, 4294946223, 4294946191, 4294946159, 4294946127, 4294946095, 4294946063, 4294946031, 4294945999, 4294945967, 4294945935, 4294945903, 4294945871, 4294945839, 4294945807, 4294945775, 4294945743, 4294945711, 4294945679, 4294945647, 4294945615, 4294945583, 4294945551, 4294945519, 4294945487, 4294945455, 4294945423, 4294945391, 4294945359, 4294945327, 4294945295, 4294945263, 4294945231, 4294945199, 4294945167, 4294945135, 4294945103, 4294945071, 4294945039, 4294945007, 4294944975, 4294944943, 4294944911, 4294944879, 4294944847, 4294944815, 4294944783, 4294944751, 4294944719, 4294944687, 4294944655, 4294944623, 4294944591, 4294944559, 4294944527, 4294944495, 4294944463, 4294944431, 4294944399, 4294944367, 4294944335, 4294944303, 4294944271, 4294944239, 4294944207, 4294944175, 4294944143, 4294944111, 4294944079, 4294944047, 4294944015, 4294943983, 4294943951, 4294943919, 4294943887, 4294943855, 4294943823, 4294943791, 4294943759, 4294943727, 4294943695, 4294943663, 4294943631, 4294943599, 4294943567, 4294943535, 4294943503, 4294943471, 4294943439, 4294943407, 4294943375, 4294943343, 4294943311, 4294943279, 4294943247, 4294943215, 4294943183, 4294943151, 4294943119, 4294943087, 4294943055, 4294943023, 4294942991, 4294942959, 4294942927, 4294942895, 4294942863, 4294942831, 4294942799, 4294942767, 4294942735, 4294942703, 4294942671, 4294942639, 4294942607, 4294942575, 4294942543, 4294942511, 4294942479, 4294942447, 4294942415, 4294942383, 4294942351, 4294942319, 4294942287, 4294942255, 4294942223, 4294942191, 4294942159, 4294942127, 4294942095, 4294942063, 4294942031, 4294941999, 4294941967, 4294941935, 4294941903, 4294941871, 4294941839, 4294941807, 4294941775, 4294941743, 4294941711, 4294941679, 4294941647, 4294941615, 4294941583, 4294941551, 4294941519, 4294941487, 4294941455, 4294941423, 4294941391, 4294941359, 4294941327, 4294941295, 4294941263, 4294941231, 4294941199, 4294941167, 4294941135, 4294941103, 4294941071, 4294941039, 4294941007, 4294940975, 4294940943, 4294940911, 4294940879, 4294940847, 4294940815, 4294940783, 4294940751, 4294940719, 4294940687, 4294940655, 4294940623, 4294940591, 4294940559, 4294940527, 4294940495, 4294940463, 4294940431, 4294940399, 4294940367, 4294940335, 4294940303, 4294940271, 4294940239, 4294940207, 4294940175, 4294940143, 4294940111, 4294940079, 4294940047, 4294940015, 4294939983, 4294939951, 4294939919, 4294939887, 4294939855, 4294939823, 4294939791, 4294939759, 4294939727, 4294939695, 4294939663, 4294939631, 4294939599, 4294939567, 4294939535, 4294939503, 4294939471, 4294939439, 4294939407, 4294939375, 4294939343, 4294939311, 4294939279, 4294939247, 4294939215, 4294939183, 4294939151, 4294939119, 4294939087, 4294939055, 4294939023, 4294938991, 4294938959, 4294938927, 4294938895, 4294938863, 4294938831, 4294938799, 4294938767, 4294938735, 4294938703, 4294938671, 4294938639, 4294938607, 4294938575, 4294938543, 4294938511, 4294938479, 4294938447, 4294938415, 4294938383, 4294938351, 4294938319, 4294938287, 4294938255, 4294938223, 4294938191, 4294938159, 4294938127, 4294938095, 4294938063, 4294938031, 4294937999, 4294937967, 4294937935, 4294937903, 4294937871, 4294937839, 4294937807, 4294937775, 4294937743, 4294937711, 4294937679, 4294937647, 4294937615, 4294937583, 4294937551, 4294937519, 4294937487, 4294937455, 4294937423, 4294937391, 4294937359, 4294937327, 4294937295, 4294937263, 4294937231, 4294937199, 4294937167, 4294937135, 4294937103, 4294937071, 4294937039, 4294937007, 4294936975, 4294936943, 4294936911, 4294936879, 4294936847, 4294936815, 4294936783, 4294936751, 4294936719, 4294936687, 4294936655, 4294936623, 4294936591, 4294936559, 4294936527, 4294936495, 4294936463, 4294936431, 4294936399, 4294936367, 4294936335, 4294936303, 4294936271, 4294936239, 4294936207, 4
```

```

count_1 = 0
if(test_int == 1):
    print("TESTING INTEGER INPUTS")
    for i in range(len(LA)):
        testcase_counter += 1
        await give_input(dut,LA[i],LB[i],LC[i],0)
        rtl_output = await get_output_int(dut)
        RM_int = MAC_int32_RM(LA[i],LB[i],LC[i])
        print(f"Inp A: {LA[i]} Inp B: {LB[i]} Inp C: {LC[i]} EXPECTED: {LO[i]} RTL: {rtl_output} RM: {RM_int} TESTCASE {testcase_counter}")
        assert rtl_output == LO[i] # assertion between RTL and expected value
        assert rtl_output == RM_int # assertion between RTL and reference model value

    for i in range(len(CA)):
        testcase_counter += 1
        await give_input(dut,CA[i],CB[i],CC[i],0)
        rtl_output = await get_output_int(dut)
        RM_int = MAC_int32_RM(CA[i],CB[i],CC[i])
        print(f"Inp A: {CA[i]} Inp B: {CB[i]} Inp C: {CC[i]} RTL: {rtl_output} RM: {RM_int} TESTCASE {testcase_counter}")
        assert rtl_output == RM_int # assertion between RTL and reference model value

```

The above code provides int testcases as input to RTL, monitor the output and performs assertions.

The first for loop gives the expanded testcases as inputs and performs the following two-way assertions:

RTL output == Reference model output

RTL output == Given output in text file

The second for loop provides the int special cases and asserts the output. It performs just RTL output == reference model output, because given testcases did not expect answers for corner cases.

```

# Random inputs testing

filerand = open("Values/random.txt","w")
S = [random.randint(0,1) for _ in range(15000)]
retry = 1
#S = [0]*5000

```

The code in above image opens random.txt to store the random inputs for debugging purposes. S is a list which contains 15000 elements. It chooses between int MAC and float MAC.

```

if(test_random == 1):
    print("TESTING RANDOM INPUTS")
    for i in range(len(S)):
        testcase_counter += 1
        if(S[i] == 1):
            while(retry == 1):
                A = create_random_float16()
                B = create_random_float16()
                C = create_random_float32()
                RM_output = MAC_fp32_RM(A,B,C)
                if(RM_output != "EXCEPTION"):
                    break

            await give_input(dut,int(A,2),int(B,2),int(C,2),1)
            rtl_output = await get_output_float(dut)
            print("RTL:",str(rtl_output),"RM:",RM_output,f"TESTCASE {testcase_counter}")
            filerand.write("A: "+A+" B: "+B+" C: "+C+" RTL: "+str(rtl_output)+" RM: "+RM_output+"\n")
            assert str(rtl_output) == RM_output # assertion between RTL and reference model value

        elif(S[i] == 0):
            A = random.randint(-128,127)
            B = random.randint(-128,127)
            C = random.randint(-2147483648,2147483647)
            await give_input(dut,A,B,C,0)
            rtl_output = await get_output_int(dut)
            RM_int = MAC_int32_RM(A,B,C)
            print(f"Inp A: {A} Inp B: {B} Inp C: {C} RTL: {rtl_output} RM: {RM_int} TESTCASE {testcase_counter}")
            filerand.write("A: "+str(A)+" B: "+str(B)+" C: "+str(C)+" RTL: "+str(rtl_output)+" RM: "+str(RM_int)+"\n")
            assert rtl_output == RM_int # assertion between RTL and reference model value

```

If S had the value of “1” at any particular iteration, random float number is generated and passed through reference model to check whether any NaN is generated, the random number is repeatedly generated until a valid set of inputs are obtained. Then these inputs are passed to RTL and the output is asserted with reference model output.

If S had the value of “0” at any particular iteration, random int number is generated and passed to RTL and the output is asserted with reference model output.

```
coverage_db.export_to_yaml(filename="coverage_MAC_unpipelined.yml")
```

The above line writes the coverage report to coverage_MAC_unpipelined.yml file.

COVERAGE:

The following image shows the coverage definition in Integer reference model:

```

import cocotb
from cocotb_coverage.coverage import *

MAC_INT_coverage = coverage_section(
    CoverPoint('top.A', vname='A', bins = list(range(-128,128))),
    CoverPoint('top.B', vname='B', bins = list(range(-128,128))),
    CoverPoint('top.C', vname='C', bins = [0,1,-1,0xFFFFFFFF,0xFFFFFFFF,0xAAAAAAAA,0x55555555,4294967294, 4294967293, 4294967291, 4294967287, 4294967285, 4294967283, 4294967281, 4294967279, 4294967277, 4294967275, 4294967273, 4294967271, 4294967269, 4294967267, 4294967265, 4294967263, 4294967261, 4294967259, 4294967257, 4294967255, 4294967253, 4294967251, 4294967249, 4294967247, 4294967245, 4294967243, 4294967241, 4294967239, 4294967237, 4294967235, 4294967233, 4294967231, 4294967229, 4294967227, 4294967225, 4294967223, 4294967221, 4294967219, 4294967217, 4294967215, 4294967213, 4294967211, 4294967209, 4294967207, 4294967205, 4294967203, 4294967201, 4294967199, 4294967197, 4294967195, 4294967193, 4294967191, 4294967189, 4294967187, 4294967185, 4294967183, 4294967181, 4294967179, 4294967177, 4294967175, 4294967173, 4294967171, 4294967169, 4294967167, 4294967165, 4294967163, 4294967161, 4294967159, 4294967157, 4294967155, 4294967153, 4294967151, 4294967149, 4294967147, 4294967145, 4294967143, 4294967141, 4294967139, 4294967137, 4294967135, 4294967133, 4294967131, 4294967129, 4294967127, 4294967125, 4294967123, 4294967121, 4294967119, 4294967117, 4294967115, 4294967113, 4294967111, 4294967109, 4294967107, 4294967105, 4294967103, 4294967101, 4294967099, 4294967097, 4294967095, 4294967093, 4294967091, 4294967089, 4294967087, 4294967085, 4294967083, 4294967081, 4294967079, 4294967077, 4294967075, 4294967073, 4294967071, 4294967069, 4294967067, 4294967065, 4294967063, 4294967061, 4294967059, 4294967057, 4294967055, 4294967053, 4294967051, 4294967049, 4294967047, 4294967045, 4294967043, 4294967041, 4294967039, 4294967037, 4294967035, 4294967033, 4294967031, 4294967029, 4294967027, 4294967025, 4294967023, 4294967021, 4294967019, 4294967017, 4294967015, 4294967013, 4294967011, 4294967009, 4294967007, 4294967005, 4294967003, 4294967001, 4294966999, 4294966997, 4294966995, 4294966993, 4294966991, 4294966989, 4294966987, 4294966985, 4294966983, 4294966981, 4294966979, 4294966977, 4294966975, 4294966973, 4294966971, 4294966969, 4294966967, 4294966965, 4294966963, 4294966961, 4294966959, 4294966957, 4294966955, 4294966953, 4294966951, 4294966949, 4294966947, 4294966945, 4294966943, 4294966941, 4294966939, 4294966937, 4294966935, 4294966933, 4294966931, 4294966929, 4294966927, 4294966925, 4294966923, 4294966921, 4294966919, 4294966917, 4294966915, 4294966913, 4294966911, 4294966909, 4294966907, 4294966905, 4294966903, 4294966901, 4294966899, 4294966897, 4294966895, 4294966893, 4294966891, 4294966889, 4294966887, 4294966885, 4294966883, 4294966881, 4294966879, 4294966877, 4294966875, 4294966873, 4294966871, 4294966869, 4294966867, 4294966865, 4294966863, 4294966861, 4294966859, 4294966857, 4294966855, 4294966853, 4294966851, 4294966849, 4294966847, 4294966845, 4294966843, 4294966841, 4294966839, 4294966837, 4294966835, 4294966833, 4294966831, 4294966829, 4294966827, 4294966825, 4294966823, 4294966821, 4294966819, 4294966817, 4294966815, 4294966813, 4294966811, 4294966809, 4294966807, 4294966805, 4294966803, 4294966801, 4294966799, 4294966797, 4294966795, 4294966793, 4294966791, 4294966789, 4294966787, 4294966785, 4294966783, 4294966781, 4294966779, 4294966777, 4294966775, 4294966773, 4294966771, 4294966769, 4294966767, 4294966765, 4294966763, 4294966761, 4294966759, 4294966757, 4294966755, 4294966753, 4294966751, 4294966749, 4294966747, 4294966745, 4294966743, 4294966741, 4294966739, 4294966737, 4294966735, 4294966733, 4294966731, 4294966729, 4294966727, 4294966725, 4294966723, 4294966721, 4294966719, 4294966717, 4294966715, 4294966713, 4294966711, 4294966709, 4294966707, 4294966705, 4294966703, 4294966701, 4294966699, 4294966697, 4294966695, 4294966693, 4294966691, 4294966689, 4294966687, 4294966685, 4294966683, 4294966681, 4294966679, 4294966677, 4294966675, 4294966673, 4294966671, 4294966669, 4294966667, 4294966665, 4294966663, 4294966661, 4294966659, 4294966657, 4294966655, 4294966653, 4294966651, 4294966649, 4294966647, 4294966645, 4294966643, 4294966641, 4294966639, 4294966637, 4294966635, 4294966633, 4294966631, 4294966629, 4294966627, 4294966625, 4294966623, 4294966621, 4294966619, 4294966617, 4294966615, 4294966613, 4294966611, 4294966609, 4294966607, 4294966605, 4294966603, 4294966601, 4294966599, 4294966597, 4294966595, 4294966593, 4294966591, 4294966589, 4294966587, 4294966585, 4294966583, 4294966581, 4294966579, 4294966577, 4294966575, 4294966573, 4294966571, 4294966569, 4294966567, 4294966565, 4294966563, 4294966561, 4294966559, 4294966557, 4294966555, 4294966553, 4294966551, 4294966549, 4294966547, 4294966545, 4294966543, 4294966541, 4294966539, 4294966537, 4294966535, 4294966533, 4294966531, 4294966529, 4294966527, 4294966525, 4294966523, 4294966521, 4294966519, 4294966517, 4294966515, 4294966513, 4294966511, 4294966509, 4294966507, 4294966505, 4294966503, 4294966501, 4294966499, 4294966497, 4294966495, 4294966493, 4294966491, 4294966489, 4294966487, 4294966485, 4294966483, 4294966481, 4294966479, 4294966477, 4294966475, 4294966473, 4294966471, 4294966469, 4294966467, 4294966465, 4294966463, 4294966461, 4294966459, 4294966457, 4294966455, 4294966453, 4294966451, 4294966449, 4294966447, 4294966445, 4294966443, 4294966441, 4294966439, 4294966437, 4294966435, 4294966433, 4294966431, 4294966429, 4294966427, 4294966425, 4294966423, 4294966421, 4294966419, 4294966417, 4294966415, 4294966413, 4294966411, 4294966409, 4294966407, 4294966405, 4294966403, 4294966401, 4294966399, 4294966397, 4294966395, 4294966393, 4294966391, 4294966389, 4294966387, 4294966385, 4294966383, 4294966381, 4294966379, 4294966377, 4294966375, 4294966373, 4294966371, 4294966369, 4294966367, 4294966365, 4294966363, 4294966361, 4294966359, 4294966357, 4294966355, 4294966353, 4294966351, 4294966349, 4294966347, 4294966345, 4294966343, 4294966341, 4294966339, 4294966337, 4294966335, 4294966333, 4294966331, 4294966329, 4294966327, 4294966325, 4294966323, 4294966321, 4294966319, 4294966317, 4294966315, 4294966313, 4294966311, 4294966309, 4294966307, 4294966305, 4294966303, 4294966301, 4294966299, 4294966297, 4294966295, 4294966293, 4294966291, 4294966289, 4294966287, 4294966285, 4294966283, 4294966281, 4294966279, 4294966277, 4294966275, 4294966273, 4294966271, 4294966269, 4294966267, 4294966265, 4294966263, 4294966261, 4294966259, 4294966257, 4294966255, 4294966253, 4294966251, 4294966249, 4294966247, 4294966245, 4294966243, 4294966241, 4294966239, 4294966237, 4294966235, 4294966233, 4294966231, 4294966229, 4294966227, 4294966225, 4294966223, 4294966221, 4294966219, 4294966217, 4294966215, 4294966213, 4294966211, 4294966209, 4294966207, 4294966205, 4294966203, 4294966201, 4294966199, 4294966197, 4294966195, 4294966193, 4294966191, 4294966189, 4294966187, 4294966185, 4294966183, 4294966181, 4294966179, 4294966177, 4294966175, 4294966173, 4294966171, 4294966169, 4294966167, 4294966165, 4294966163, 4294966161, 4294966159, 4294966157, 4294966155, 4294966153, 4294966151, 4294966149, 4294966147, 4294966145, 4294966143, 4294966141, 4294966139, 4294966137, 4294966135, 4294966133, 4294966131, 4294966129, 4294966127, 4294966125, 4294966123, 4294966121, 4294966119, 4294966117, 4294966115, 4294966113, 4294966111, 4294966109, 4294966107, 4294966105, 4294966103, 4294966101, 4294966099, 4294966097, 4294966095, 4294966093, 4294966091, 4294966089, 4294966087, 4294966085, 4294966083, 4294966081, 4294966079, 4294966077, 4294966075, 4294966073, 4294966071, 4294966069, 4294966067, 4294966065, 4294966063, 4294966061, 4294966059, 4294966057, 4294966055, 4294966053, 4294966051, 4294966049, 4294966047, 4294966045, 4294966043, 4294966041, 4294966039, 4294966037, 4294966035, 4294966033, 4294966031, 4294966029, 4294966027, 4294966025, 4294966023, 4294966021, 4294966019, 4294966017, 4294966015, 4294966013, 4294966011, 4294966009, 4294966007, 4294966005, 4294966003, 4294966001, 4294965999, 4294965997, 4294965995, 4294965993, 4294965991, 4294965989, 4294965987, 4294965985, 4294965983, 4294965981, 4294965979, 4294965977, 4294965975, 4294965973, 4294965971, 4294965969, 4294965967, 4294965965, 4294965963, 4294965961, 4294965959, 4294965957, 4294965955, 4294965953, 4294965951, 4294965949, 4294965947, 4294965945, 4294965943, 4294965941, 4294965939, 4294965937, 4294965935, 4294965933, 4294965931, 4294965929, 4294965927, 4294965925, 4294965923, 4294965921, 4294965919, 4294965917, 4294965915, 4294965913, 4294965911, 4294965909, 4294965907, 4294965905, 4294965903, 4294965901, 4294965899, 4294965897, 4294965895, 4294965893, 4294965891, 4294965889, 4294965887, 4294965885, 4294965883, 4294965881, 4294965879, 4294965877, 4294965875, 4294965873, 4294965871, 4294965869, 4294965867, 4294965865, 4294965863, 4294965861, 4294965859, 4294965857, 4294965855, 4294965853, 4294965851, 4294965849, 4294965847, 4294965845, 4294965843, 4294965841, 4294965839, 4294965837, 4294965835, 4294965833, 4294965831, 4294965829, 4294965827, 4294965825, 4294965823, 4294965821, 4294965819, 4294965817, 4294965815, 4294965813, 4294965811, 4294965809, 4294965807, 4294965805, 4294965803, 4294965801, 4294965799, 4294965797, 4294965795, 4294965793, 4294965791, 4294965789, 4294965787, 4294965785, 4294965783, 4294965781, 4294965779, 4294965777, 4294965775, 4294965773, 4294965771, 4294965769, 4294965767, 4294965765, 4294965763, 4294965761, 4294965759, 4294965757, 4294965755, 4294965753, 4294965751, 4294965749, 4294965747, 4294965745, 4294965743, 4294965741, 4294965739, 4294965737, 4294965735, 4294965733, 4294965731, 4294965729, 4294965727, 4294965725, 4294965723, 4294965721, 4294965719, 4294965717, 4294965715, 4294965713, 4294965711, 4294965709, 4294965707, 4294965705, 4294965703, 4294965701, 4294965699, 4294965697, 4294965695, 4294965693, 4294965691, 4294965689, 4294965687, 4294965685, 4294965683, 4294965681, 4294965679, 4294965677, 4294965675, 4294965673, 4294965671, 4294965669, 4294965667, 4294965665, 4294965663, 4294965661, 4294965659, 4294965657, 4294965655, 4294965653, 4294965651, 4294965649, 4294965647, 4294965645, 4294965643, 4294965641, 4294965639, 4294965637, 4294965635, 4294965633, 4294965631, 4294965629, 4294965627, 4294965625, 4294965623, 4294965621, 4294965619, 4294965617, 4294965615, 4294965613, 4294965611, 4294965609, 4294965607, 4294965605, 4294965603, 4294965601, 4294965599, 4294965597, 4294965595, 4294965593, 4294965591, 4294965589, 4294965587, 4294965585, 4294965583, 4294965581, 4294965579, 4294965577, 4294965575, 4294965573, 4294965571, 4294965569, 4294965567, 4294965565, 4294965563, 4294965561, 4294965559, 4294965557, 4294965555, 4294965553, 4294965551, 4294965549, 4294965547, 4294965545, 4294965543, 4294965541, 4294965539, 4294965537, 4294965535, 4294965533, 4294965531, 4294965529, 4294965527, 4294965525, 4294965523, 4294965521, 4294965519, 4294965517, 4294965515, 4294965513, 4294965511, 4294965509, 4294965507, 4294965505, 4294965503, 4294965501, 4294965499, 4294965497, 4294965495, 4294965493, 4294965491, 4294965489, 4294965487, 4294965485, 4294965483, 4294965481, 4294965479, 4294965477, 4294965475, 4294965473, 4294965471, 4294965469, 4294965467, 4294965465, 4294965463, 4294965461, 4294965459, 4294965457, 4294965455, 4294965453, 4294965451, 4294965449, 4294965447, 4294965445, 4294965443, 4294965441, 4294965439, 4294965437, 4294965435, 4294965433, 4294965431, 4294965429, 4294965427, 4294965425, 4294965423, 4294965421, 4294965419, 4294965417, 4294965415, 4294965413, 4294965411, 4294965409, 4294965407, 4294965405, 4294965403, 4294965401, 4294965399, 4294965397, 429
```

```
def bfmk(S,E,M):
    return bin(S)[2:].ljust(1,"0")+bin(E)[2:].ljust(8,"0")+bin(M)[2:].ljust(7,"0")

def fpmk(S,E,M):
    return bin(S)[2:].ljust(1,"0")+bin(E)[2:].ljust(8,"0")+bin(M)[2:].ljust(23,"0")

bFS = [0,1]*10
bFE = [0,0b11111110,0x55,0xAA,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x80,0xFE,0xFD,0xFB,0xF7,0xEF,0xDF,0xBF,0x7F]
bFM = [0,0b11111111,0x55,0x2A,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x7E,0x7D,0x7B,0x77,0x6F,0x5F,0x3F,0x4,0x7E]

fpS = [0,1]*10
fpE = [0,0b11111110,0x55,0xAA,0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x80,0xFE,0xFD,0xFB,0xF7,0xEF,0xDF,0xBF,0x7F]
fpM = [0,0x7FFFFFFF,0x5555555,0x2AAAAAA]*5

Bin_A = []
Bin_B = []
Bin_C = []

for i in range(20):
    Bin_A.append(bfmk(bFS[i],bFE[i],bFM[i]))
    Bin_B.append(bfmk(bFS[i],bFE[i],bFM[i]))
    Bin_C.append(fpmk(fpS[i],fpE[i],fpM[i]))

MAC_FLOAT_coverage = coverage_section(
    CoverPoint('top.FLOAT.A', vname='A', bins = Bin_A),
    CoverPoint('top.FLOAT.B', vname='B', bins = Bin_B),
    CoverPoint('top.FLOAT.C', vname='C', bins = Bin_C)
)
```

MAC_UNPIPELINED_TEST_RESULT is log file containing the simulation output as a proof.

```

Rtl: 10 Inp B: -75 Inp C: -17531808 Rtl: 17531808 RM: 17531808 TESTCASE 24320
Rtl: 1111101110010000100110110111100 RM: 111110111001000010011011011100 TESTCASE 24319
Inp A: -74 Inp B: -41 Inp C: 37575088 Rtl: 37578122 RM: 37578122 TESTCASE 24320
Rtl: 011010010110110111101111011001000 RM: 011010010110111011110110010010 TESTCASE 24321
Inp A: 35 Inp B: -13 Inp C: 1109307083 Rtl: 1109306628 RM: 1109306628 TESTCASE 24322
Inp A: 87 Inp B: -4 Inp C: -1838036958 Rtl: -1838037306 RM: -1838037306 TESTCASE 24323
Inp A: -45 Inp B: 48 Inp C: -2136476802 Rtl: -2136478962 RM: -2136478962 TESTCASE 24324
Inp A: -110 Inp B: -100 Inp C: -1876686720 Rtl: -1876675720 RM: -1876675720 TESTCASE 24325
Inp A: 15 Inp B: -86 Inp C: 462520850 Rtl: 462519560 RM: 462519560 TESTCASE 24326
Rtl: 1101010101010101000001000110010 RM: 1101010101010101000001000110010 TESTCASE 24327
Inp A: -94 Inp B: -22 Inp C: 675347446 Rtl: 675349514 RM: 675349514 TESTCASE 24328
Rtl: 11010101010000100000000000000000 RM: 11010101010100010000000000000000 TESTCASE 24329
Inp A: 31 Inp B: 6 Inp C: 1491786703 Rtl: 1491786889 RM: 1491786889 TESTCASE 24330
Rtl: 0110101110010100010001110010000 RM: 0110101110010100010001110010000 TESTCASE 24331
Inp A: 63 Inp B: -117 Inp C: 1517102657 Rtl: 1517095286 RM: 1517095286 TESTCASE 24332
Inp A: 118 Inp B: 108 Inp C: -1360988314 Rtl: -1360975570 RM: -1360975570 TESTCASE 24333
Inp A: 36 Inp B: -42 Inp C: -95034339 Rtl: -95035851 RM: -95035851 TESTCASE 24334
Inp A: -48 Inp B: 59 Inp C: 1913823461 Rtl: 1913820629 RM: 1913820629 TESTCASE 24335
Inp A: -42 Inp B: 58 Inp C: 173289747 Rtl: 173287311 RM: 173287311 TESTCASE 24336
Inp A: -47 Inp B: -104 Inp C: -707780485 Rtl: -707775597 RM: -707775597 TESTCASE 24337
/home/shakktl/.pyenv/versions/3.8.10/envs/py38/lib/python3.8/site-packages/cocotb/outcomes.py:36: ResourceWarning: unclosed file <io.TextIOWrapper name='Values/random.txt' mode='w' encoding='UTF-8'>
    return gen.send(self.values)
ResourceWarning: Enable tracemalloc to get the object allocation traceback
5527225000.00ns INFO test MAC_unpipelined passed
*****
5527225000.00ns INFO
*****
** TEST                                     STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
*****
** test_mkMAC_unpipelined.test_MAC_unpipelined PASS 5527225000.00      96.39  57342238.30 **
*****
** TESTS=1 PASS=1 FAIL=0 SKIP=0              5527225000.00      96.44  57312878.26 **
*****

- :0: Verilog $finish
make[2]: Leaving directory '/home/shakktl/Desktop/MAC_Project ns24z353/CS6230_MAC_Unit_project/Unpipelined/MAC_unpipelined'
make[1]: Leaving directory '/home/shakktl/Desktop/MAC_Project ns24z353/CS6230_MAC_Unit_project/Unpipelined/MAC_unpipelined'
(py38) shakktl@danitel-VirtualBox:~/Desktop/MAC_Project ns24z353/CS6230_MAC_Unit_project/Unpipelined/MAC_unpipelined$


```

The given testcases, expanded testcases(including corner cases) and random inputs passed! (With no leniency in output, all bits must be correct)

PIPLINED DESIGN

DESIGN ARCHITECTURE:

The following section deals with the pipelined version of MAC unit:



The blue boxes in the above diagram indicate the pipeline FIFOs added to the design.

The pipelined FIFOs were added to each input and output of each block and multiplication output of int MAC and float MAC (Intermediate FIFO).

The addition of these FIFOs made it possible to remove many handshaking signals introduced in unpipelined design to orchestrate the rules. The bsv code looks way cleaner and readable because of the inbuilt handshaking (Implicit firing conditions that come with pipelined FIFO).

And one more design idea is implemented in pipelined version. All the struct definitions are put in one file called MAC_types.bsv and this file is imported wherever needed, this eliminated the instances where the bsv compiler gets confused with struct definitions being in multiple files during compilation.

RESULT:

MAC_PIPELINED_TEST_RESULT is log file containing the simulation output as a proof.

```
Inp A: 115 Inp B: -12 Inp C: 766398779 RTL: 766397399 RM: 766397399 TESTCASE 24318
Inp A: 32 Inp B: 72 Inp C: 1655306893 RTL: 1655309197 RM: 1655309197 TESTCASE 24319
Inp A: -44 Inp B: -51 Inp C: 1097600030 RTL: 1097602274 RM: 1097602274 TESTCASE 24320
Inp A: -91 Inp B: 16 Inp C: 586844016 RTL: 586842560 RM: 586842560 TESTCASE 24321
RTL: 11110111110010101110100101101000 RM: 11110111110010101110100101101000 TESTCASE 24322
Inp A: -54 Inp B: -73 Inp C: 641767836 RTL: 641771778 RM: 641771778 TESTCASE 24323
RTL: 11110110010010010110000110000000 RM: 11110110010010010110000110000000 TESTCASE 24324
RTL: 11111000110110001110010111010000 RM: 11111000110110001110010111010000 TESTCASE 24325
Inp A: -114 Inp B: 1 Inp C: 244492925 RTL: 244492811 RM: 244492811 TESTCASE 24326
Inp A: 18 Inp B: 111 Inp C: -1298911301 RTL: -1298909303 RM: -1298909303 TESTCASE 24327
Inp A: -125 Inp B: 1 Inp C: 1105632728 RTL: 1105632603 RM: 1105632603 TESTCASE 24328
RTL: 01010000010001100000110101110010 RM: 01010000010001100000110101110010 TESTCASE 24329
Inp A: 111 Inp B: -113 Inp C: 1675686910 RTL: 1675674367 RM: 1675674367 TESTCASE 24330
RTL: 1111111001101010000000000000101 RM: 1111111001101010000000000000101 TESTCASE 24331
Inp A: -25 Inp B: 72 Inp C: -585458966 RTL: -585460766 RM: -585460766 TESTCASE 24332
RTL: 01100011001010110000000000000000 RM: 01100011001010110000000000000000 TESTCASE 24333
Inp A: -61 Inp B: -87 Inp C: 105481098 RTL: 105486405 RM: 105486405 TESTCASE 24334
RTL: 111000000001011111111100001011 RM: 111000000001011111111100001011 TESTCASE 24335
RTL: 01110110010000001111001010011010 RM: 01110110010000001111001010011010 TESTCASE 24336
RTL: 11100010011110001110010101010110 RM: 11100010011110001110010101010110 TESTCASE 24337
/home/shakti/.pyenv/versions/3.8.10/envs/py38/lib/python3.8/site-packages/cocotb/outcomes.py:36: ResourceWarning: unclosed file <_io.TextIOWrapper name='Values/random.txt' mode='w' encoding='UTF-8'>
  return gen.send(self.value)
ResourceWarning: Enable tracemalloc to get the object allocation traceback
6330265000.00ns INFO test_MAC_pipelined passed
6330265000.00ns INFO *****
** TEST STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
*****
** test_mkMAC_pipelined.test_MAC_pipelined PASS 6330265000.00 118.27 53523576.06 **
*****
** TESTS=1 PASS=1 FAIL=0 SKIP=0 6330265000.00 118.35 53489102.39 **
*****
- :0: Verilog $finish
make[2]: Leaving directory '/home/shakti/Desktop/MAC_Project_ns242353/CS6230_MAC_Unit_project/Pipelined'
make[1]: Leaving directory '/home/shakti/Desktop/MAC_Project_ns242353/CS6230_MAC_Unit_project/Pipelined'
(py38) shakti@daniel-VirtualBox:~/Desktop/MAC_Project_ns242353/CS6230_MAC_Unit_project/Pipelined$
```

The pipelined version is also tested with the same testbench and all testcases has passed! (With no leniency in output, all bits must be correct)