

# 2-SERIES, 3-SERIES, AND 4-SERIES CELL LITHIUM-ION OR LITHIUM-POLYMER BATTERY PROTECTION AFE

Check for Samples: bq29330

## **FEATURES**

- 2-Series, 3-Series, or 4-Series Cell Protection Control
- Can Directly Interface with the bq803x-Based Gas Gauge Family
- Watchdog and POR for the Host
- Provides Individual Cell Voltages and Battery Voltage to Battery Management Host
- Capable of Operation With 5-mΩ Sense Resistor Integrated Cell Balancing Drive
- I<sup>2</sup>C Compatible User Interface Allows Access to Battery Information
- Programmable Threshold and Delay for Overload Short Circuit in Discharge and Short Circuit in Charge

- NMOS FET Drive for Charge and Discharge FETs
- Host Control can Initiate Sleep and Ship Power Modes
- Integrated 2.5-V, 16-mA LDO
- Integrated 3.3-V, 25-mA LDO
- Supply Voltage Range from 4.5 V to 28 V
- Low Supply Current of 100 μA Typical


## **APPLICATIONS**

- Notebook Computers
- Medical and Test Equipment
- Instrumentation and Measurement Systems

## DESCRIPTION

The bq29330 is a 2-series, 3-series, and 4-series cell lithium-ion battery pack full-protection analog front end (AFE) IC that incorporates a 2.5-V, 16-mA and 3.3-V, 25-mA low dropout regulator (LDO). The bq29330 also integrates an I<sup>2</sup>C-compatible interface to extract battery parameters such as battery voltage, individual cell voltages, and control output status. Other parameters such as current protection thresholds and delays can also be programmed into the bq29330 to increase the flexibility of the battery management system.

## SYSTEM DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

The bq29330 provides safety protection for overload, short circuit in charge, and short circuit in discharge conditions and can also provide cell overvoltage, battery overvoltage and battery undervoltage protection with the battery management host. In overload, short circuit in charge and short circuit in discharge conditions, the bq29330 turns off the FET drive autonomously, depending on the internal configuration setting. The communications interface allows the host to observe and control the status of the bq29330, enable cell balancing, enter different power modes, set current protection levels, and set the blanking delay times.

Cell balancing of each cell can be performed via a cell bypass path integrated into the bq29330, which can be enabled via the internal control register accessible via the  $l^2$ C-compatible interface. The maximum bypass current is set via an external series resistor and internal FET on resistance (typ. 400  $\Omega$ ).

## ORDERING INFORMATION(1)

т	PACKAGE			
IA	TSSOP(DBT) <sup>(2)</sup>	QFN(RSM) <sup>(2)</sup>		
-40°C to 110°C	bq29330DBT	bq29330RSM		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### THERMAL INFORMATION


		bq29		
	THERMAL METRIC <sup>(1)</sup>	TSSOP (DBT)	QFN (RSM)	UNITS
		30 PINS	32 PINS	
θ <sub>JA, High K</sub>	Junction-to-ambient thermal resistance	81.4	37.4	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	16.2	30.6	
$\theta_{JB}$	Junction-to-board thermal resistance	34.1	7.7	900
ΨЈТ	Junction-to-top characterization parameter	0.4	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.6	7.5	
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	2.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> The bq29330 can be ordered in tape and reel by adding the suffix R to the orderable part number, i.e., bq29330DBTR.



## PACKAGE OPTION PIN DIAGRAMS



## **PIN FUNCTIONS**

	PIN		
NAME	DBT NO.	RSM NO.	DESCRIPTION
CELL-	1	28	Output of scaled value of the measured cell voltage.
CELL+	2	29	Output of scaled value of the measured cell voltage.
REG	3	30	Integrated 2.5-V regulator output
VSS	4, 23	31,21	Power supply ground
XRST	5	32	Active-low output
SRN	6	1	Current sense terminal
SRP	7	3	Current sense positive terminal when charging relative to SRN; current sense negative terminal when discharging relative to SRN
VC5	8	4	Sense voltage input terminal for most negative cell; balance current input for least positive cell.
VC4	9	5	Sense voltage input terminal for least positive cell, balance current input for least positive cell, and return balance current for third most positive cell.
VC3	10	6	Sense voltage input terminal for third most positive cell, balance current input for third most positive cell, and return balance current for second most positive cell.
VC2	11	7	Sense voltage input terminal for second most positive cell, balance current input for second most positive cell, and return balance current for most positive cell.
VC1	12	8	Sense voltage input terminal for most positive cell, balance current input for most positive cell, and battery stack measurement input
BAT	13	9	Device power supply input
CHG	14	11	Charge pump, charge N-CH FET gate drive
DSG	16	13	Charge pump output, discharge N-CH FET gate drive
PACK	17	15	PACK positive terminal and alternative power source
VCC	19	16	Power supply voltage
ZVCHG	20	17	Connect the precharge P-CH FET drive here
GPOD	21	18	NCH FET open-drain output
PMS	22	19	Determines CHG output state on POR
LEDOUT	24	22	3.3-V output for LED display power supply
TOUT	25	23	Provides thermistor bias current


Copyright © 2005–2012, Texas Instruments Incorporated



## **PIN FUNCTIONS (continued)**


	PIN		DESCRIPTION
NAME	DBT NO.	RSM NO.	DESCRIPTION
WDI	26	24	Digital input that provides the timing clock for the OC and SC delays and also acts as the watchdog clock.
SCLK	28	25	Open-drain serial interface clock with internal 10-k $\Omega$ pullup to $V_{REG}$
SDATA	29	26	Open-drain bidirectional serial interface data with internal 10-k $\Omega$ pullup to $V_{REG}$
XALERT	30	27	Open-drain output used to indicate status register changes. With internal 100-k $\Omega$ pullup to $V_{REG}$
NC	15,18,27	2, 10, 12, 14, 20	Not electrically connected to the IC

## **FUNCTIONAL BLOCK DIAGRAM**





## SAFETY STATE DIAGRAM





## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1) (2)

		bq29330	UNIT
Supply voltage range	(VCC, BAT)	-0.3 to 34	
	(VC1, VC2, VC3, VC4, PACK, PMS)	-0.3 to 34	
	(VC5)	-0.3 to 1.0	
Input voltage range	(SRP, SRN)	-1.0 to 1.0	
mput voltage range	(VC1 to VC2, VC2 to VC3, VC3 to VC4, VC4 to VC5)	-0.3 to 8.5	
	(WDI, SCLK, SDATA)	-0.3 to 8.5	V
	(DSG,CHG)	-0.3 to BAT	
	(ZVCHG)	-0.3 to 34	
Output voltage range	(GPOD)	-0.3 to 34	
Output voltage range	(TOUT, SDATA, CELL, XALERT, XRST, LEDOUT)	-0.3 to 7	
	(CELL+)	–0.3 to 7	
Current for cell balancing	ng	10	mA
Storage temperature ra	nge, T <sub>stg</sub>	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
	Supply voltage ( VCC, BAT)		4.5		25	V
V <sub>I(STARTUP)</sub>	Start up voltage (VCC, BAT)		5.5			V
, ,		VC1, VC2, VC3, VC4	0		VDD	
		VC5	0		0.5	
VI	Input voltage range	SRP, SRN	-0.5		0.5	V
		VCn - VC(n+1), (n=1, 2, 3, 4)	0		5.0	
		PACK, PMS			25	
V <sub>IH</sub>	Louis level innut valtage	COLIC CDATA MIDI	0.8×REG		REG	V
V <sub>IL</sub>	Logic level input voltage	SCLK, SDATA, WDI	0		0.2×REG	V
Vo	Output voltage	GPOD			25	V
	Output walkana na na	XALERT, SDATA, XRST			REG	V
Vo	Output voltage range	CELL+, CELL-		0.975		V
	External 2.5-V REG capacitor	C <sub>REG</sub>	1.0			μF
	External LEDOUT capacitor	C <sub>LED</sub>	2.2			μF
	Extend CELL output capacitor	C <sub>CELL</sub>		0.1		μF
	IOL	GPOD			1	mA
	RPACK			1		kΩ
	Input frequency	WDI		32.768		kHz
	WDI high time		2			μs
<b>-</b>	Operating temperature		-25		85	°C
T <sub>A</sub>	Functional temperature		-40		110	°C

<sup>(2)</sup> All voltages are with respect to ground of this device except VCn-VC(n+1), where n=1, 2, 3, 4 cell voltage.



## **ELECTRICAL CHARACTERISTICS**

		G = 1 μF, C <sub>L</sub> = 2.2 μF, VCC or BAT = 14 V (unless otherwise	,				
F	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>CC1</sub>	Supply Current 1	No load at REG, LEDOUT, TOUT, XALERT, SCLK, SDATA, ZVCHG= off, WDI = 32 kHz VMEN = on, VC5 = VC4 = VC3 = VC2 = VC1 = 0 V select VC5 = VC4 = 0 V	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to 110°C		140	190 220	μA μA
I <sub>CC2</sub>	Supply Current 2	No load at REG, LEDOUT TOUT, XALERT, SCLK, SDATA. ZVCHG = off, WDI = 32 kHz, VMEN = off	T <sub>A</sub> = -40°C to 110°C		105	185	μA
I <sub>(SLEEP)</sub>	Sleep current	CHG, DSG and ZVCHG = off, REG = on, VMEN = off, WDI no clock, SLEEP = 1	T <sub>A</sub> = -40°C to 110°C		30	50	μA
I <sub>(SHUTDOWN)</sub>	Shutdown mode	CHG, DSG and ZVCHG = off, REG = off, VMEN = off, WDI no clock, VPACK = 0 V, VC1 = VC2 = VC3 = VC4 = 3.5 V	T <sub>A</sub> = -40°C to 110°C		0.1	1	μA
2.5 V LDO, T	A = 25°C, CREG = 1 μF,	$C_L$ = 2.2 $\mu$ F, VCC or BAT = 14 V, $I_{OUT~33}$ = 0 mA (unless other	wise noted)			,	
$V_{(REG)}$	Regulator output voltage	4.5 V < VCC or BAT ≤ 25 V, I <sub>OUT25</sub> ≤ 16 mA	T <sub>A</sub> = -40°C to 110°C	2.41	2.5	2.59	V
$\Delta V_{(EGTEMP)}$	Regulator output change with temperature	VCC or BAT = 14 V, I <sub>OUT25</sub> = 2 mA	T <sub>A</sub> = -40°C to 110°C		±0.2%		
$\Delta V_{(REGLINE)}$	Line regulation	5.4 V ≤ VCC or BAT ≤ 25 V, I <sub>OUT25</sub> = 2 mA	T <sub>A</sub> = 25°C		3	10	mV
۸),/	Load regulation	VCC or BAT = 14 V, 0.2 mA ≤ I <sub>OUT25</sub> ≤ 2 mA	T <sub>A</sub> = 25°C		7	15	mV
$\Delta V_{(REGLOAD)}$	Load regulation	VCC or BAT = 14 V, 0.2 mA ≤ I <sub>OUT25</sub> ≤ 16 mA	T <sub>A</sub> = 25°C		15	50	mV
	Current limit	VCC or BAT = 14 V, REG = 2 V	T <sub>A</sub> = 25°C	16	16	75	A
(REGMAX)	Current limit	VCC or BAT = 14 V, REG = 0 V	T <sub>A</sub> = 25°C	5		45	mA
3.3 V LED, T	<sub>A</sub> = 25°C, CREG = 1.0 μF	, $C_L$ = 2.2 $\mu F$ , VCC or BAT = 14 V, $I_{OUT25}$ = 0 mA (unless oth	nerwise noted)				
V	Regulator output	4.5 V < VCC or BAT ≤ 25 V, I <sub>OUT33</sub> ≤ 10 mA	T <sub>A</sub> = -40°C	3	3.3	3.6	V
$V_{O(LED)}$	voltage	6.5 V < VCC or BAT ≤ 25 V, I <sub>OUT33</sub> ≤ 25 mA	to 110°C	3	3.3	3.6	V
$\Delta V_{(LEDEMP)}$	Regulator output change with temperature	VCC or BAT = 14 V, I <sub>OUT33</sub> = 2 mA	T <sub>A</sub> = -40°C to 110°C		±0.2%		
$\Delta V_{(LEDLINE)}$	Line regulation	5.4 V ≤ VCC or BAT ≤ 25 V, I <sub>OUT33</sub> = 2 mA	T <sub>A</sub> = 25°C		3	10	mV
A) /	1 1 1 . 6	VCC or BAT = 14 V, 0.2 mA ≤ I <sub>OUT33</sub> ≤ 2 mA	T 0500		7	15	
$\Delta V_{(LEDLOAD)}$	Load regulation	VCC or BAT = 14 V, 0.2 mA ≤ I <sub>OUT33</sub> ≤ 25 mA	$T_A = 25^{\circ}C$		40	100	mV
	O at 15-a-14	VCC or BAT = 14 V, REG = 3 V	T 0500	25		125	A
I <sub>(LEDMAX)</sub>	Current limit	VCC or BAT = 14 V, REG = 0 V	$T_A = 25^{\circ}C$	12		50	mA
THERMISTO	R DRIVE, T <sub>A</sub> = 25°C, CR	EG = 1 $\mu$ F, C <sub>L</sub> = 2.2 $\mu$ F, VCC or BAT = 14 V (unless otherwis	e noted)				
VTOUT		I <sub>TOUT</sub> = 0 mA		2.4		2.6	V
R <sub>DS(ON)</sub>	TOUT Pass-element series resistance	$I_{TOUT} = -1 \text{ mA at TOUT pin,}$ $R_{DS(ON)} = [V_{REG} - V_{OUT} (TOUT)] / 1 \text{ mA}$	T <sub>A</sub> = -40°C to 110°C		50	100	Ω
SHUTDOWN	WAKE, T <sub>A</sub> = 25°C, CRE	G = 1 $\mu$ F, C <sub>L</sub> = 2.2 $\mu$ F, VCC or BAT = 14 V (unless otherwise	noted)				
V <sub>STARTUP</sub>	PACK Exit shutdown threshold	VCC or BAT = 14 V, PACK = 1.4 V				1	μA
POR, T <sub>A</sub> = 25	$5^{\circ}$ C, CREG = 1 $\mu$ F, C <sub>L</sub> = 2	2.2 μF, VCC or BAT = 14 V (unless otherwise noted)					
$V_{POR}$	VREGTH-			-3%	1.8	3%	V
	Hysteresis (V <sub>reath+</sub> - V <sub>reath-</sub> )			50	150	250	mV



# **ELECTRICAL CHARACTERISTICS (Continued)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
\ /		$V_{Cn} - V_{Cn+1} = 0 \text{ V}, 8 \text{ V} \le \text{VDD} \le 25 \text{ V}$		0.975	1	V
V <sub>(CELLOUT)</sub>		$V_{Cn} - V_{Cn+1} = 4.5 \text{ V}, 8 \text{ V} \le \text{VDD} \le 25 \text{ V}$	0.275	0.3	0.325	V
REF		Mode <sup>(1)</sup> , 8 V ≤ VDD ≤ 25 V	-1%	0.975	1%	V
PACK	CELL output	Mode [Register Address = 0x03, b1(PACK) = 1, b0( VMEN) = 1]	-2%	PACK/18	2%	V
BAT		Mode [Register Address = 0X03, b6(BAT) = 1, b0 ( VMEN) = 1]	-2%	BAT/18	2%	V
CMRR	Common mode rejection	CELL max to CELL min	40			dB
V <sub>(CELLSLEW)</sub>	CELL output rise	Min to Max 10% to 90%	9			ms
К	CELL scale factor	K = {CELL output (VC5 = 0 V, VC4 = 4.5 V) -CELL output (VC5 = VC4 = 0 V)} / 4.5	0.147	0.150	0.153	
ĸ		K = {CELL output (VC2 = 13.5 V, VC1 = 18 V) -CELL output (VC2 = VC1 = 13.5 V)} / 4.5	0.147	0.150	0.153	
I <sub>(VCELLOUT)</sub>	Drive current	$V_{Cn-} V_{Cn+1} = 0 \text{ V}$ , VceII = 0 V, $T_A = -40^{\circ}$ to 110°	12	18		μΑ
V <sub>ICR</sub>	CELL output offset error	CELL output (VC2 = 18 V, VC1 = 18 V)  -CELL output (VC2 = VC1 = 0 V)		-1		mV
R <sub>(BAL)</sub>	Cell balance internal resistance	R <sub>DS(ON)</sub> for internal FET switch at V <sub>DS</sub> = 2 V	-50%	400	50%	Ω

(1) Register Address = 0x04, b2(CAL0) = b3(CAL1) = 1, Register Address = 0x03, b0(VMEN) = 1

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RSNS = 0		-50		-205	
V <sub>(OLT)</sub>	OL detection threshold voltage range, typical (1)	RSNS = 1		-25		-102.5	mV
A) /	Ol detection through ald college a second at the	RSNS = 0			-5		\/
ΔV <sub>(OLT)</sub>	OL detection threshold voltage program step	RSNS = 1			-2.5		mV
.,	SCC detection threshold voltage range, typical	RSNS = 0		100		475	
V <sub>(SCCT)</sub>	(2)	RSNS = 1	RSNS is set in	50		237.5	mV
A) /	COO detection throughout the comment of	RSNS = 0	FUNCTION_CTL register		25		
$\Delta V_{(SCCT)}$	SCC detection threshold voltage program step	RSNS = 1			12.5		mV
\ /	SCD detection threshold voltage range,	RSNS = 0		-100		-475	mV
$V_{(SCDT)}$	typical <sup>(3)</sup>	RSNS = 1		-50		-237.5	mv
۸۱/	SCD detection threshold voltage program stop	RSNS = 0			-25		mV
$\Delta V_{(SCDT)}$	SCD detection threshold voltage program step	RSNS = 1			-12.5		IIIV
		$V_{OL} = -25 \text{ mV}$	(typ)	-15	-25	-35	
V <sub>OL(acr)</sub>	OL detection threshold voltage accuracy <sup>(1)</sup>	$V_{OL} = -100 \text{ m}$	/ (typ) (RSNS = 0,1)	-90	-100	-110	mV
		$V_{OL} = -205 \text{ m}$	/ (typ)	-185	-205	-225	
		$V_{SCC} = 50 \text{ mV}$	(typ)	30	50	70	
V <sub>(SCC_acr)</sub>	SCC detection threshold voltage accuracy <sup>(2)</sup>	V <sub>SCC</sub> = 200 m\	/ (typ) (RSNS = 0,1)	180	200	220	mV
		V <sub>SCC</sub> = 475 mV (typ)		428	475	523	
		$V_{SCD} = -50 \text{ mV (typ)}$		-30	-50	-70	
V <sub>(SCD_acr)</sub>	SCD detection threshold voltage accuracy <sup>(3)</sup>	$V_{SCD} = -200 \text{ m}$	iV (typ) (RSNS = 0,1)	-180	-200	-220	mV
		$V_{SCD} = -475 \text{ mV (typ)}$		-426	-475	-523	

See OLV register for setting detection threshold See SCC register for setting detection threshold See SCD register for setting detection threshold



# **ELECTRICAL CHARACTERISTICS (Continued)**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{O(FETOND)} = V_{(DSG)} - V_{Pack}$ VGS connect 10 M $\Omega$	T <sub>A</sub> = 25°C	7.5	12	15.5	V
.,	Output voltage, charge,		T <sub>A</sub> = -40°C to 110°C	8	12	16	V
V <sub>O(FETON)</sub>	and discharge FETs on	$V_{O(FETONC)} = V_{(CHG)} - V_{BAT}$ VGS connect 10 M $\Omega$	T <sub>A</sub> = 25°C	7.5	12	15.5	V
		VGS connect 10 MΩ	$T_A = -40^{\circ}\text{C to } 110^{\circ}\text{C}$	8	12	16	V
V <sub>(ZCHG)</sub>	ZVCHG clamp voltage	BAT = 4.5 V		3.3	3.5	3.7	V
V <sub>O(FETOF</sub>	Output voltage, charge, and discharge FETs off	VFETOND = VDSG - Vpack				0.2	0.2 V
F)	and discharge FETS on	VFETONC = VCHG - VBAT				0.2	
	Rise time	C <sub>1</sub> = 4700 pF	V <sub>(CHG)</sub> : Vpack ≥ Vpack + 4 V		400	1000	
t <sub>r</sub>	Kise time $C_L = 4700 \text{ pr}$	C <sub>L</sub> = 4700 pF	V <sub>(DSG)</sub> : VBAT ≥ VBAT + 4 V		400	1000	μs
	Fall time	C <sub>1</sub> = 4700 pF	V <sub>(CHG)</sub> : Vpack + VCHG (FETON) ≥ pack + 1 V		40	200	110
t <sub>f</sub>	raii iiiile	C <sub>L</sub> = 4700 pr	V <sub>(DSG)</sub> : VC1 + VDSG (FETON) ≥ VC1 + 1 V		40	200	μs
LOGIC, T	$_{A}$ = 25°C, CREG = 1 $\mu$ F, C <sub>L</sub>	= 2.2 μF, VCC or BAT = 14 \	(unless otherwise noted)				
		XALERT		60	100	200	
R <sub>(PUP)</sub>	Internal pullup resistance	SDATA, SCLK	$T_A = -40$ °C to 110°C	6	10	20	kΩ
		XRST		1	3	6	
		XALERT				0.2	
		SDATA, I <sub>OUT</sub> = 200 μA				0.4	
V <sub>OL</sub> Low I voltaç	Low Logic level output	GPOD, $I_{OUT} = 50 \mu A$	T <sub>A</sub> = -40°C to 110°C			0.6	V
	voltage	VCC or BAT = 7 V, VREG = 1.5 V, XRST, I <sub>OUT</sub> = 200 μA				0.4	
V <sub>IH</sub>	SCLK (hysteresis input)	Hysteresis	•		450		mV

## **AC ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C, CREG = 1  $\mu$ F,  $C_L = 2.2 \mu$ F, VCC or BAT = 14 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>WDTINT</sub>	WDT start up detect time		250	500	1000	ms
t <sub>WDWT</sub>	WDT detect time		50	100	150	μs
t <sub>RST</sub>	XRST Active high time		100	250	560	μs



# AC TIMING REQUIREMENTS (I<sup>2</sup>C compatible serial interface)

 $T_A = 25$ °C, CREG = 1  $\mu$ F, VCC or BAT = 14 V (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>r</sub>	SCLK, SDATA rise time		1000	ns
t <sub>f</sub>	SCLK, SDATA fall time		300	ns
t <sub>w(H)</sub>	SCLK pulse width high	4		μs
t <sub>w(L)</sub>	SCLK pulse width low	4.7		μs
t <sub>su(STA)</sub>	Setup time for start condition	4.7		μs
t <sub>h(STA)</sub>	Start condition hold time after which first clock pulse is generated	4		μs
t <sub>su(DAT)</sub>	Data setup time	250		ns
t <sub>h(DAT)</sub>	Data hold time	0		μs
t <sub>su(STOP)</sub>	Setup time for Stop condition	4		μs
t <sub>su(BUF)</sub>	Time the bus must be free before new transmission can start	4.7		μs
t <sub>v</sub>	Clock low to data out valid		900	ns
t <sub>h(CH)</sub>	Data out hold time after clock low	10		ns
f <sub>SCL</sub>	Clock frequency	0	100	kHz





#### **FUNCTIONAL DESCRIPTION**

## LOW DROP OUTPUT REGULATOR (LEDOUT)

The inputs for this regulator can be derived from the VCC or BAT terminals. The output is a fixed voltage of typically 3.3 V with the minimum output capacitance for stable operation of 2.2  $\mu$ F and is also internally current limited. This output is used for LED drive, power supply source for REG (2.5 V) and bq29330 internal circuit. During normal operation, the regulator limits output current to typically 50 mA. Until the internal regulator circuit is correctly powered, the DSG and CHG FET drives are low (FETs = OFF).

## LOW DROP OUTPUT REGULATOR (REG)

The inputs for this regulator can be derived from the LED (3.3 V). The output is typically 2.5 V with the minimum output capacitance for stable operation of 1  $\mu$ F and is also internally current limited. During normal operation, the regulator limits output current to typically 50 mA.

## INITIALIZATION

From a shutdown situation, the bq29330 requires a voltage greater that start-up voltage ( $V_{STARTUP}$ ) applied to the PACK pin to enable its integrated regulator and provide the regulators power source. Once the REG output is stable, the power source of the regulator is switched to VCC.

After the regulator has started, it then continues to operate through the VCC input. If the VCC input is below the minimum operating range, then the bq29330 will not operate if the supply to the PACK input is removed.

If the voltage at VLED falls below about 2.3 V, the internal circuit turns off the FETs and disables all controllable functions including the REG, LEDOUT, and TOUT outputs.

The initial state of the CHG and DSG FET drive is low (OFF) and the ZVCHG FET drive is low (ON).

#### OVERLOAD DETECTION

The overload detection is used to detect abnormal currents in the discharge direction. This feature is used to protect the pass FETs, cells, and any other inline components from excessive discharge current conditions. The detection circuit also incorporates a blanking delay before driving the control for the pass FETs to the OFF state. The overload sense voltage is set in the OLV register, and delay time is set in the OLD register. The thresholds can be individually programmed from 50 mV to 205 mV in 5-mV steps with the default being 50 mV.

If the RSNS bit in the FUNCTION\_CTL register is set to 1, then the voltage threshold, programmable step size, and hysteresis is divided by 2.

## SHORT CIRCUIT IN CHARGE AND SHORT CIRCUIT IN DISCHARGE DETECTION

The short current circuit in charge and short circuit in discharge detections are used to detect severe abnormal current in the charge and discharge directions, respectively. This safety feature is used to protect the pass FETs, cells, and any other inline components from excessive current conditions. The detection circuit also incorporates a blanking delay before driving the control for the pass FETs to the OFF state. The short circuit in charge threshold and delay time are set in the SCC register. The short circuit in discharge threshold and delay time are set in the SCD register. The short-circuit thresholds can be programmed from 100 mV to 475 mV in 25-mV steps.

If the RSNS bit in the FUNCTION\_CTL register is set to 1, then the voltage threshold, programmable step size, and hysteresis is divided by 2.

## OVERLOAD, SHORT CIRCUIT IN CHARGE AND SHORT CIRCUIT IN DISCHARGE DELAY

The overload delay (default = 1 ms) allows the system to momentarily accept a high current condition without disconnecting the supply to the load. The delay time can be increased via the OLD register which can be programmed for a range of 1 ms to 31 ms with 2-ms steps.

The short circuit in charge and short circuit in discharge delays (default =  $0 \mu s$ ) are programmable in the SCC and SCD registers, respectively. These registers can be programmed from  $0 \mu s$  to 915  $\mu s$  with 61- $\mu s$  steps.

Copyright © 2005–2012, Texas Instruments Incorporated



## OVERLOAD, SHORT CIRCUIT IN CHARGE AND SHORT CIRCUIT IN DISCHARGE RESPONSE

When an overload, short circuit in charge, or short circuit in discharge fault is detected, the FETs are turned off. The STATUS (b0...b3) register reports the details of overload, short circuit in charge or short-circuit discharge. The respective STATUS (b0...b3) bits are set to 1 and the XALERT output is triggered. This condition is latched until the STATE\_CONTROL (b7) is set and then reset. If a FET is turned on after resetting STATE\_CONTROL (b0) and the error condition is still present on the system, then the device again enters the protection response state.

## 2-, 3-, or 4-CELL CONFIGURATION

In a 2-cell configuration, VC1 and VC2 are shorted to VC3. In a 3-cell configuration, VC1 is shorted to VC2.

## **CELL VOLTAGE**

The cell voltage is translated to allow a system host to measure individual series elements of the battery. The series element voltage is translated to a GND-based voltage equal to 0.15  $\pm$ 0.003 of the series element voltage. This provides a range from 0 to 4.5 V. The translation output is presented between CELL+ and CELL- pins of the bq29330 and is inversely proportional to the input using the following equation. Where,  $V_{(CELLIN)} = -K \times V_{(CELLIN)} + 0.975$  (V)

Programming CELL\_SEL (b1, b0) selects the individual series element. The CELL\_SEL (b3, b2) selects the voltage monitor mode, cell monitor, offset, etc.

## **CALIBRATION OF CELL VOLTAGE MONITOR AMPLIFIER GAIN**

The cell voltage monitor amplifier has an offset, and to increase accuracy, this can be calibrated.

The following procedure shows how to measure and calculate the offset as an example.

#### Step 1

Set CAL1=1, CAL0=1, VMEN=1.

VREF is trimmed to 0.975 V within ±1%; measuring VREF eliminates its error.

Measure internal reference voltage VREF from VCELL directly.

VREF = measured reference voltage

## Step 2

Set CAL1=0, CAL0=1, CELL1=0, CELL0=0, VMEN=1.

The output voltage includes the offset and represented by:

$$V_{OUT(4-5)} = VREF + (1 + K) \times V_{OS} (V)$$

Where K = CELL Scaling Factor

V<sub>OS</sub> = Offset voltage at input of the internal operational amplifier

## Step 3

Set CAL1=1, CAL0=0, CELL1=0, CELL0=0, VMEN=1.

Measure scaled REF voltage through VCELL amplifier.

The output voltage includes the scale factor error and offset and is represented by:

$$V_{(OUTR)} = VREF + (1 + K) \times VOS - K \times VREF (V)$$

## Step 4

Calculate (V<sub>OUT(4-5)</sub> –V<sub>(OUTR)</sub>) / VREF.

The result is the actual scaling factor, K<sub>ACT</sub> and is represented by:

$$K_{ACT} = (V_{OUT(4-5)} - V_{(OUTR)}) / VREF = (VREF + (1 + K) \times V_{OS}) - (VREF + (1 + K) \times V_{OS} - K \times VREF)/VREF = K \times VREF/VREF = K$$



## Step 5

Calculate the actual offset value where:

$$V_{OS(ACT)} = (V_{(OUTR)} - VREF) / (1 + K_{ACT})$$

## Step 6

Calibrated cell voltage is calculated by:

$$VCn - VC(n+1) = \{ VREF + (1 + K_{ACT}) \times V_{OS(ACT)} - V_{(CELLOUT)} \} / K_{ACT} = \{ V_{OUT(4-5)} - V_{(CELLO$$

To seek greater accuracy, it is better to measure V<sub>OS(ACT)</sub> for each cell voltage.

Set CAL1=0, CAL0=0, CELL1=0, CELL0=1, VMEN=1.

Set CAL1=0, CAL0=0, CELL1=1, CELL0=0, VMEN=1.

Set CAL1=0, CAL0=0, CELL1=1, CELL0=1, VMEN=1.

Measure  $V_{OUT(3-4)}$ ,  $V_{OUT(2-3)}$ ,  $V_{OUT(1-2)}$ ,

 $VC4 - VC5 = \{V_{OUT(4-5)} - V_{(CELLOUT)}\}/K_{ACT}$ 

 $VC3 - VC4 = \{V_{OUT(3-4)} - V_{(CELLOUT)}\}/K_{ACT}$ 

 $VC2 - VC3 = \{V_{OUT(2-3)} - V_{(CELLOUT)}\}/K_{ACT}$ 

 $VC1 - VC2 = \{V_{OUT(1-2)} - V_{(CELLOUT)}\}/K_{ACT}$ 

## **BATTERY PACK AND BATTERY STACK MEASUREMENTS**

The PACK (battery pack) and VC1 (battery stack) inputs can be translated to the CELL+, CELL- outputs of the bq29330 through control bits in the FUNCTION\_CONTROL register. If PACK is set, then the input at the PACK is divided by 18 and presented at the CELL+, CELL- outputs. If the BAT bit is set, then the input to VC1 is divided by 18 and presented at the CELL+, CELL- outputs. If setting both bits at the same time, VC1 is presented at the CELL+, CELL- outputs.

## **CELL BALANCE CONTROL**

The cell balance control allows a small bypass path to be controlled for any one series element. The purpose of this bypass path is to reduce the current into any one cell during charging to bring the series elements to the same voltage. Series resistors placed between the input pins and the positive series element nodes control the bypass current value. Individual series element selection is made using bits 4 through 7 of CELL\_SEL register.

Series input resistors between 500  $\Omega$  and 1 k $\Omega$  are recommended for effective cell balancing.

## **XALERT (XALERT)**

XALERT is driven Low, when WDF, OL, SCC, or SCD OC are detected. To clear XALERT, toggle (from 0, set to 1, then reset to 0) STATE\_CONTROL, LTCLR (bit 7), then read the STATUS register.

## THERMISTOR DRIVE CIRCUIT (TOUT)

The TOUT pin can be enabled to drive a thermistor from REG. The typical thermistor resistance is 10 k $\Omega$  at 25°C. The default state for this is OFF to conserve power. The maximum output impedance is 100  $\Omega$ . TOUT is enabled in FUNCTION\_CONTROL register (bit 3).

## GENERAL PURPOSE OPEN DRAIN DRIVE CIRCUIT (GPOD)

The General Purpose Open Drain output has 1-mA current source drive with a maximum output voltage of 25 V. The OD output is enabled or disabled by OUTPUT\_CONTROL register (bit 4) and has a default state of OFF.

Copyright © 2005–2012, Texas Instruments Incorporated



## LATCH CLEAR (LTCLR)

When a protection fault occurs, the state is latched. To clear the fault flag, toggle (from 0, set 1, then reset to 0) the LTCLR bit in the STATE\_CONTROL register (bit 7). The OL, SCC, SCD, and WDF bits are unlatched by this function. The FETs can now be controlled by programming the OUTPUT\_CONTROL register, and the XALERT output can be cleared by reading the STATUS register.




Figure 1. LTCLR and XLAERT Clear Timing

## POR and WATCHDOG RESET (XRST)

The XRST pin is activated by activation of the REG output. This holds the host in reset for the duration of the t<sub>RST</sub> period, allowing the VREG to stabilize before the host is released from reset. When the regulator power is down, XRST is active below the regulator's voltage of 1.8 V. Also, when a watchdog fault is detected, the XRST is also activated to ensure a valid reset of the battery management host.




Figure 2. XRST Timing Chart - Power Up and Power Down

## **WATCHDOG INPUT (WDI)**

The WDI input is required as a time base for delay timing when determining fault detection and is used as part of the system watchdog.

Initially, the watchdog monitors the host oscillator start-up; if there is no response from the host within  $t_{WDINT}$  of  $t_{RST}$  expiring, then the bq29330 turns CHG, DSG, and ZVCHG FETs off. It then activates the XRST output in an attempt to reset the host.

Once the watchdog has been started during this wake-up period, it monitors the host for an oscillation stop condition which is defined as a period of t<sub>WDWT</sub> where no clock input is received. If an oscillator stop condition is identified, then the watchdog turns the CHG, DSG, and ZVCHG FETs off. The bq29330 then activates the XRST output in an attempt to reset the host.



If the host clock oscillation is started after the reset, the bq29330 still has the WDF flag set until it is cleared. See the LTCLR section for further details on clearing the fault flags.

During Sleep mode, the watchdog function is not disabled.




Figure 3. Watchdog Timing Chart - WDI Fault at Start-up






Figure 4. Watchdog Timing Chart - WDI Fault After Startup

## **DSG and CHG NCH FET DRIVER CONTROL**

The bq29330 drives either the DSG or CHG FET off if an OL, SCC, or SCD safety threshold is breached depending on the current direction. The host can force any FET on or off only if the bq29330 integrated protection control allows.

The default-state of the FET drive is off. A host can control the FET drive by programming OUTPUT\_CONTROL (b2...b0), where b0 is used to control the discharge FET, b1 is used to control the charge FET, and b2 is used to control the ZVCHG FET. These controls are only valid when not in the initialized state. The CHG drive FET can be powered by PACK and the DSG FET can be powered by BAT.

When the bq29330 powers down, the NCH FET drivers power down to GND causing the FETs to turn off.



#### PRECHARGE AND 0 V CHARGING

The bq29330 supports both a charger that has a precharge mode and one that does not. The bq29330 also supports charging even when the battery falls to 0 V. In order to charge, the charge FET (CHG) must be turned on to create a current path. When the  $V_{BAT}$  is ~0 V, the  $V_{(PACK)}$  is as low as the battery voltage. In this case, the supply voltage for the device is too low to operate.

#### **POWER MODES**

The bq29330 has three power modes, normal, sleep, and ship. The following table outlines the operational functions during these power modes.

**Table 1. Outlines the Operational Functions** 

POWER MODE	TO ENTER POWER MODE	TO EXIT POWER MODE	MODE DESCRIPTION
Normal	STATE_CONTROL, SLEEP( b0) = 0 and STATE_CONTROL, SHIP ( b1) = 0		The battery is in normal operation with protection, power management and battery monitoring functions available and operating.
			The supply current of this mode varies as the host can enable and disable various power management features.
Sleep	STATE_CONTROL, SLEEP( b0) = 1 and STATE_CONTROL, SHIP ( b1) = 0	STATE_CONTROL, SLEEP( b0) = 0	CHG, DSG, and ZVCHG OFF, OL, SCC, and SCD function is disabled.
			Cell AMP, GPOD , CELL BAL, and WDF is not disabled
Ship	STATE_CONTROL, SHIP ( b1) = 1 and supply at the PACK < V <sub>WAKE</sub>	Supply voltage to PACK Supply	The bq29330 is completely shut down as in the sleep mode. In addition, the REG output is disabled, I <sup>2</sup> C interface is powered down, and memory is not valid.

#### **VOLTAGE BASED EXIT FROM SHUTDOWN**

If a voltage greater than  $V_{\text{STARTUP}}$  is applied to the PACK pin, then the bq29330 exits shutdown and enters normal mode.

## **COMMUNICATIONS**


The  $I^2C$ -compatible serial communications provides read and write access to the bq29330 data area. The data is clocked via separate data (SDATA) and clock (SCLK) pins. The bq29330 acts as a slave device and does not generate clock pulses. Communication to the bq29330 can be provided from GPIO pins or an  $I^2C$  supporting port of a host system controller. The slave address for the bq29330 is 7 bits, and the value is 0100 000 (0x20).

	(MSB)		I2C Address +R/W bit						
	(MSB)		I2C Address (0x20) (LSB)						
Write	0	1	0	0	0	0	0	0	
Read								1	

The bq29330 does NOT have the following functions compatible with the I<sup>2</sup>C specification.

- The bq29330 is always regarded as a slave.
- The bq29330 does not support the General Code of the I<sup>2</sup>C specification, and therefore will not return an ACK but may return a NACK.
- The bq29330 does not support the Address Auto Increment, which allows continuous reading and writing.
- The bq29330 will allow data to be written or read from the same location without re-sending the location address.





Note: Slave = bq29330

Figure 5. I<sup>2</sup>C-Bus Write to bq29330




Figure 6. I<sup>2</sup>C-Bus Read from bq29330: Protocol A




Figure 7. I<sup>2</sup>C-Bus Read from bq29330: Protocol B

## **REGISTER MAP**

The bq29330 has nine addressable registers. These registers provide status, control, and configuration information for the battery protection system.

NAME	ADDR	TYPE	DESCRIPTION
STATUS	0x00	R	Status register
OUTPUT_CONTROL	0x01	R/W	Output pin control from system host and external pin status
STATE_CONTROL	0x02	R/W	State control
FUNCTION_CONTROL	0x03	R/W	Function control
CELL _SEL	0x04	R/W	Battery cell select for cell translation and balance bypass and select mode for calibration
OLV	0x05	R/W	Overload voltage threshold
OLD	0x06	R/W	Overload delay time
SCC	0x07	R/W	Short circuit in charge current threshold voltage and delay
SCD	0x08	R/W	Short circuit in discharge current threshold voltage and delay



NAME	ADDD	TVDE	BIT MAP								
NAME	ADDR	TYPE	B7	В6	B5	B4	В3	B2	B1	В0	
STATUS	0x00	R	0	0	0	ZV	WDF	OL	SCC	SCD	
OUTPUT_ CONTROL	0x01	R/W	0	0	PMS_CHG	GPOD	XZV	CHG	DSG	LTCLR	
STATE_ CONTROL	0x02	R/W	0	0	0	RSNS	WDRST	WDDIS	SHIP	SLEEP	
FUNCTION_ CONTROL	0x03	R/W	0	0	0	0	TOUT	BAT	PACK	VMEN	
CELL _SEL	0x04	R/W	CB3	CB2	CB1	CB0	CAL1	CAL0	CELL1	CELL0	
OLV	0x05	R/W	0	0	0	OLV4	OLV3	OLV2	OLV1	OLV0	
OLD	0x06	R/W	0	0	0	0	OLD3	OLD2	OLD1	OLD0	
SCC	0x07	R/W	SCCD3	SCCD2	SCCD1	SCCD0	SCCV3	SCCV2	SCCV1	SCCV0	
SCD	0x08	R/W	SCDD3	SCDD2	SCDD1	SCDD0	SCDV3	SCDV2	SCDV1	SCDV0	

#### STATUS: Status register

	STATUS REGISTER (0x00)									
7	7 6 5 4 3 2 1 0									
0	0	0	ZV	WDF	OL	SCC	SCD			

The STATUS register provides information about the current state of the bq29330.

STATUS b0 (SCD): This bit indicates a short circuit in discharge condition.

- 0 = Voltage below the short circuit in discharge threshold (default).
- 1 = Voltage greater than or equal to the short circuit in discharge threshold.

STATUS b1 (SCC): This bit indicates a short circuit in charge condition in the charge direction.

- 0 = Voltage below the short circuit in charge threshold (default).
- 1 = Voltage greater than or equal to the short circuit in charge threshold.

STATUS b2 (OL): This bit indicates an overload condition.

- 0 = Voltage less than or equal to the overload threshold (default).
- 1 = Voltage greater than overload threshold.

STATUS b3 (WDF): This bit indicates a watchdog fault condition has occurred.

- 0 = 32-kHz oscillation is normal (default).
- 1 = 32-kHz oscillation stopped or not started, and the watchdog has timed out.

STATUS b4 (ZV): This bit indicates ZVCHG output is clamped.

- 0 = ZVCHG pin is not clamped (default).
- 1 = ZVCHG pin is clamped.

STATUS b5, b6, b7: Reserved

#### OUTPUT\_CONTROL: Output control register

OUTPUT_CONTROL REGISTER (0x01)									
7 6 5 4 3 2 1 0									
0	0	PMS_CHG	GPOD	XZV	CHG	DSG	LTCLR		

The OUTPUT\_CONTROL register controls the outputs of the bq29330 and can show the state of the external pin corresponding to the control.

OUTPUT\_ CONTROL b0 (LTCLR): When a fault is latched, this bit releases the fault latch when toggled from 0 to 1 and back to 0 (default =0).

0 = (default)

0->1 ->0 clears the fault latches, allowing STATUS to be cleared on its next read.

Copyright © 2005–2012, Texas Instruments Incorporated



- OUTPUT\_ CONTROL b1 (DSG): This bit controls the external discharge FET.
  - 0 = Discharge FET is off and is controlled by the system host (default).
  - 1 = Discharge FET is on, and the bq29330 is in normal operating mode.
- OUTPUT CONTROL b2 (CHG): This bit controls the external charge FET.
  - 0 = Charge FET is off, and is controlled by the system host (default).
  - 1 = Charge FET is on, and the bg29330 is in normal operating mode.
- OUTPUT\_CONTROL b3(ZV): This bit enables or disables the precharge function.
  - 0 = ZVCHG FET is on, and is controlled by the system host (default).
  - 1 = ZVCHG FET is off, and the bq29330 is in normal operating mode.
- OUTPUT\_CONTROL b4 (GPOD): This bit enables or disables the GPOD output.
  - 0 = GPOD is high impedance (default).
  - 1 = GPOD output is active (GND).
- OUTPUT\_CONTROL b5 (PMS\_CHG): This bit enables the CHG output for 0-V charge, when PMS terminal is connected to Pack.
  - 0 = CHG FET is off (When PMS = GND, default).
  - 1 = CHG FET is on by connecting CHG and PACK terminal. (When PMS = PACK, default).

#### STATE\_CONTROL: State control register

	STATE_CONTROL REGISTER (0x02)									
7	7 6 5 4 3 2 1 0									
0	0 0 0 RSNS WDRST WDDIS SHIP SLEEP									

The STATE\_CTL register controls the outputs of the bq29330 and can be used to clear certain states.

STATE\_CONTROL b0 (SLEEP): This bit is used to enter the sleep power mode.

- 0 = bq29330 exits sleep mode (default).
- 1 = bg29330 enters the sleep mode.
- STATE\_CONTROL b1 (SHIP): This bit is used to enter the ship power mode when Pack supply voltage is not applied.
  - 0 = bq29330 is in normal mode (default).
  - 1 = bq29330 enters ship mode when pack voltage is removed.
- STATE CONTROL b2 (WDDIS): This bit is used to enable the watchdog timer.
  - 0 = Watchdog timer is enabled (default).
  - 1 = Watchdog timer is disabled.
- STATE\_CONTROL b3 (WDRST): This bit is used to enable the reset for GC, when watchdog timer is active.
  - 0 = Reset output is disabled, when watchdog timer is active (default).
  - 1 = 2 Times reset output is enabled, when watchdog timer is active.
- STATE\_CONTROL b4 (RSNS): This bit sets the OL, SCC, and SCD thresholds into a range suitable for a low sense resistor value by dividing the OLV, SCCV, and SCDV selected voltage thresholds by 2.
  - 0 = Current protection voltage threshold as programmed (default)
  - 1 = Current protection voltage thresholds divided by 2 as programmed

STATE\_CONTROL b6..7 (0): These bits are not used and should be set to 0.

20



## FUNCTION\_CONTROL: Function control register

	FUNCTION_CTL REGISTER (0x03)									
7 6 5 4 3 2 1 0										
0	0	0	0	TOUT	BAT	PACK	VMEN			

The FUNCTION\_CONTROL register enables and disables features of the bq29330.

FUNCTION\_CONTROL b0 (VMEN): This bit enables or disables the cell and battery voltage monitoring function.

- 0 = Disable voltage monitoring (default). CELL output is pulled down to GND level.
- 1 = Enable voltage monitoring

FUNCTION\_CONTROL b1 (PACK): This bit is used to translate the PACK input to the CELL+, CELL- pins when VMEN = 1. The PACK input voltage is divided by 18 and is presented on CELL+, CELL- pins regardless of the CELL\_SEL register settings.

- 0 = CELL\_SEL (b0, b1) settings determine CELL+, CELL- output when VMEN = 1(default).
- 1 = PACK input translated to CELL output regardless of CELL\_SEL (b0, b1) selection when VMEN=1

FUNCTION\_CTL b2 (BAT): This bit is used to translate the BAT input to the CELL+, CELL- pins when VMEN=1. The VC5 input voltage is divided by 18 and is presented on CELL+, CELL- regardless of the CELL\_SEL register settings.

- 0 = CELL\_SEL (b0, b1) settings determine CELL+, CELL- output when VMEN = 1(default).
- 1 = BAT input translated to CELL+, CELL- output regardless of CELL\_SEL (b0, b1) selection when VMEN = 1

This bit priority is higher than PACK(b1).

FUNCTION CONTROL b3 (TOUT): This bit controls the power to the thermistor.

- 0 = Thermistor power is off (default).
- 1 = Thermistor power is on.

## CELL\_SEL: Cell select register

	CELL_SEL REGISTER (0x04)									
7	6	5	4	3	2	1	0			
CB3	CB2	CB1	CB0	CAL1	CAL0	CELL1	CELL0			

This register determines cell selection for voltage measurement and translation, cell balancing, and the operational mode of the cell voltage monitoring.

CELL\_SEL b0-b1 (CELL0-CELL1): These two bits select the series cell for voltage measurement translation.

CELL1	CELL0	SELECTED CELL
0	0	VC4-VC5, Bottom series element (default)
0	1	VC4-VC3, Second lowest series element
1	0	VC3-VC2, Second highest series element
1	1	VC1-VC2, Top series element



CELL\_SEL b2-b3 (CAL1, CAL0): These bits determine the mode of the voltage monitor block

CAL1	CAL0	SELECTED MODE
0	0	Cell translation for selected cell (default)
0	1	Offset measurement for selected cell
1	0	Monitor the VREF value for gain calibration
1	1	Monitor the V <sub>REF</sub> directly value for gain calibration, bypassing the translation circuit

CELL\_SEL b4-b7 (CB0 - CB3): These 4 bits select the series cell for cell balance bypass path.

CELL\_SEL b4 (CB0): This bit enables or disables the bottom series cell balance charge bypass path.

- 0 = Disable bottom series cell balance charge bypass path (default)
- 1 = Enable bottom series cell balance charge bypass path

CELL\_SEL b5 (CB1): This bit enables or disables the second lowest series cell balance charge bypass path.

- 0 = Disable series cell balance charge bypass path (default)
- 1 = Enable series cell balance charge bypass path

CELL\_SEL b6 (CB2): This bit enables or disables the second highest cell balance charge bypass path.

- 0 = Disable series cell balance charge bypass path (default)
- 1 = Enable series cell balance charge bypass path

CELL\_SEL b7 (CB3): This bit enables or disables the highest series cell balance charge bypass path.

- 0 = Disable series cell balance charge bypass path (default)
- 1 = Enable series cell balance charge bypass path

## **OLV: Overload Voltage threshold register**

OLV REGISTER (0x05)									
7 6 5 4 3 2 1 0									
0	0	0	OLV4	OLV3	OLV2	OLV1	OLV0		

OLV (b4-b0): These four bits select the value of the overload threshold with a default of 0000.

OLV (b5-b7): These bits are not used and should be set to 0.

OLV (b4-b0) cor	OLV (b4–b0) configuration bits with corresponding voltage threshold <sup>(1)</sup>							
0x00	-0.050 V	0x08	-0.090 V	0x10	-0.130 V	0x18	-0.170 V	
0x01	-0.055 V	0x09	-0.095 V	0x11	-0.135 V	0x19	-0.175 V	
0x02	-0.060 V	0x0a	-0.100 V	0x12	-0.140 V	0x1a	-0.180 V	
0x03	-0.065 V	0x0b	-0.105 V	0x13	-0.145 V	0x1b	-0.185 V	
0x04	-0.070 V	0x0c	-0.110 V	0x14	-0.150 V	0x1c	-0.190 V	
0x05	-0.075 V	0x0d	-0.115 V	0x15	-0.155 V	0x1d	-0.195 V	
0x06	-0.080 V	0x0e	-0.120 V	0x16	-0.160 V	0x1e	-0.200 V	
0x07	-0.085 V	0x0f	-0.125 V	0x17	-0.165 V	0x1f	-0.205 V	

(1) If RSNS bit is FUNCTION\_CONTROL = 1, then the corresponding voltage threshold is divided by 2.



## OLD: Overload Delay time configuration register

	OLD REGISTER (0x07)						
7	6	5	4	3	2	1	0
0	0	0	0	OLD3	OLD2	OLD1	OLD0

OLD(b3-b0): Ti	nese four bits selec	t the value of the	delay time for ove	erload with a defai	ult of 0000.		
0x00	1 ms	0x04	9 ms	0x08	17 ms	0x0c	25 ms
0x01	3 ms	0x05	11 ms	0x09	19 ms	0x0d	27 ms
0x02	5 ms	0x06	13 ms	0x0a	21 ms	0x0e	29 ms
0x03	7 ms	0x07	15 ms	0x0b	23 ms	0x0f	31 ms

## SCC : Short Circuit In Charge configuration register

	SCC REGISTER (0x08)							
7	6	5	4	3	2	1	0	
SCCD3	SCCD2	SCCD1	SCCD0	SCCV3	SCCV2	SCCV1	SCCV0	

## This register selects the short circuit in charge voltage threshold and delay.

SCCV (b3-b0): These lower nibble bits select the value of the short circuit in charge voltage threshold with 0000 as the default. (1)							
0x00	0.100 V	0x04	0.200 V	0x08	0.300 V	0x0c	0.400 V
0x01	0.125 V	0x05	0.225 V	0x09	0.325 V	0x0d	0.425 V
0x02	0.150 V	0x06	0.250 V	0x0a	0.350 V	0x0e	0.450 V
0x03	0.175 V	0x07	0.275 V	0x0b	0.375 V	0x0f	0.475 V

## (1) If RSNS bit is FUNCTION\_CTL = 1, then the corresponding voltage threshold is divided by 2.

	These upper nibbled for longer than the					ng the short circui	t in charge
0x00	0 μs	0x04	244 µs	80x0	488 µs	0x0c	732 µs
0x01	61 µs	0x05	305 µs	0x09	549 µs	0x0d	793 µs
0x02	122 µs	0x06	366 µs	0x0a	610 µs	0x0e	854 µs
0x03	183 µs	0x07	427 µs	0x0b	671 µs	0x0f	915 µs

## SCD: Short Circuit In Discharge configuration register

			SCD REGIS	STER (0x08)			
7	6	5	4	3	2	1	0
SCDD3	SCDD2	SCDD1	SCDD0	SCDV3	SCDV2	SCDV1	SCDV0

## This register selects the short circuit in discharge voltage threshold and delay.

SCDV(b3-b0): These lower nibble bits select the value of the short circuit in discharge voltage threshold with 0000 as the default. (1)							
0x00	-0.100 V	0x04	-0.200 V	0x08	-0.300 V	0x0c	-0.400 V
0x01	-0.125 V	0x05	-0.225 V	0x09	-0.325 V	0x0d	-0.425 V
0x02	-0.150 V	0x06	-0.250 V	0x0a	-0.350 V	0x0e	-0.450 V
0x03	−0.175 V	0x07	−0.275 V	0x0b	−0.375 V	0x0f	−0.475 V

## (1) If RSNS bit is FUNCTION\_CTL = 1, then the corresponding voltage threshold is divided by 2.

	These upper nibble ld for longer than the					g the Short Circu	uit in charge
0x00	0 µs	0x04	244 µs	0x08	488 µs	0x0c	732 µs
0x01	61 µs	0x05	305 µs	0x09	549 µs	0x0d	793 µs
0x02	122 µs	0x06	366 µs	0x0a	610 µs	0x0e	854 µs
0x03	183 µs	0x07	427 µs	0x0b	671 µs	0x0f	915 µs

Copyright © 2005–2012, Texas Instruments Incorporated



## **REVISION HISTORY**

Cł	nanges from Original (September 2005) to Revision A	Page
•	Changed package name From: SSOP(DBT) To: TSSOP(DBT) in the Ordering Information Table	2
•	Changed the SCLK pin description From: Open-drain bi-directional serial interface clock with internal 10-k $\Omega$ pullup to $V_{REG}$ To: Open-drain serial interface clock with internal 10-k $\Omega$ pullup to $V_{REG}$	4
•	Changed Supply Current 2 From: XALERT, SCLK, SDATA. ZVCHG = off, Input WDI, To: XALERT, SCLK, SDATA. ZVCHG = off, WDI = 32 kHz,	
•	Changed Calibration of Cell Voltage Monitor Amplifier Gain, Step 3 - From: Set CAL1=1, CAL0=1, CELL1=0, CELL0=0, VMEN=1. To: Set CAL1=1, CAL0=0, CELL1=0, CELL0=0, VMEN=1.	12
CI	nanges from Revision A (December 2005) to Revision B	Page
•	Deleted the QFN(RHB) package from the Ordering Information Table, the Package Option Pin Diagrams, and the Pin Functions table.	2
CI	nanges from Revision B (August 2006) to Revision C	Page
•	Changed BAT Pin description From: Charge pump, charge N-CH FET gate drive To: Device power supply input	3
•	Changed ELECTRICAL CHARACTERISTICS - CURRENT PROTECTION DETECTION section - positive and negative values were not properly displayed.	8
•	Changed Figure 3 - Watchdog Timing Chart – WDI Fault at Start-up	15
•	Added Figure 4 - Watchdog Timing Chart – WDI Fault After Startup	16
Cł	nanges from Revision C (March 2009) to Revision D	Page
•	Added the RSM package to the Ordering Information Table	2
•	Added the RSM pin out package illustration.	3
Cł	nanges from Revision D (July 2009) to Revision E	Page
•	Changed the device numbers in the Ordering Information Table From: bq29330ADBT and bq29330ARSM To: bq29330DBT and bq29330RSM	2
•	Added Thermal Information	2
•	Changed the AC Timing Requiremenst Table, f <sub>SCI</sub> - Clock frequency MAX value From: 400 kHz To: 100 kHz	10

www.ti.com 23-May-2025

## PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ29330DBT	Active	Production	TSSOP (DBT)   30	60   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330
BQ29330DBT.A	Active	Production	TSSOP (DBT)   30	60   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330
BQ29330DBTG4	Active	Production	TSSOP (DBT)   30	60   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330
BQ29330DBTR	Active	Production	TSSOP (DBT)   30	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330
BQ29330DBTR.A	Active	Production	TSSOP (DBT)   30	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330
BQ29330DBTRG4	Active	Production	TSSOP (DBT)   30	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29330

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ29330DBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	BQ29330DBTR	TSSOP	DBT	30	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


## **TUBE**



## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
BQ29330DBT	DBT	TSSOP	30	60	530	10.2	3600	3.5
BQ29330DBT.A	DBT	TSSOP	30	60	530	10.2	3600	3.5
BQ29330DBTG4	DBT	TSSOP	30	60	530	10.2	3600	3.5

SMALL OUTLINE PACKAGE



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated