

DIGITAL SYSTEM DESIGN WITH HDL

LAB 7'S REPORT

Name: Nguyễn Tuấn Dũng

ID: 21520746

Class: CE213.O11.MTCL

SIMPLE PROCESSOR DESIGN

Section 1. Theory

1. Simple Processor Design based on Datapath and Control Unit follow MIPS architecture.

The combination of Datapath and Control Unit is fundamental to the operation of a processor, and their design follows the principles of the MIPS (Microprocessor without Interlocked Pipeline Stages) architecture. Let's break down each component:

1. Datapath:


- The Datapath is responsible for executing instructions and performing arithmetic and logic operations. In the context of MIPS, it consists of the following key components:
 - **Registers:** A set of 32 registers used to store data temporarily.
 - **ALU (Arithmetic Logic Unit):** Performs arithmetic and logic operations on data.
 - **MUX (Multiplexer):** Selects between different data sources.
 - **Memory Unit:** Manages data transfer between the processor and memory.
 - **PC (Program Counter):** Holds the address of the next instruction.
 - **Sign-extend Unit:** Extends immediate values for arithmetic operations.
 - **Shifters:** Perform bit-shifting operations.
- The Datapath connects these components in a way that allows data to flow through the processor during instruction execution.

2. Control Unit:

- The Control Unit manages the Datapath and ensures that instructions are executed in the correct sequence. It generates control signals to activate or deactivate specific components of the Datapath based on the type of instruction being executed. For MIPS architecture, the Control Unit includes:
 - **Instruction Decoder:** Identifies the type of instruction and determines how to execute it.
 - **ALU Control Unit:** Determines the specific operation to be performed by the ALU.
 - **PC Control Unit:** Manages the updating of the Program Counter.
 - **Memory Control Unit:** Controls read and write operations to memory.
 - **MUX Control Unit:** Manages the selection of data sources.
 - The Control Unit interprets the opcode of the instruction and generates the necessary control signals to coordinate the Datapath components.
3. **MIPS Architecture:**
- MIPS is a RISC architecture, which means it uses a reduced set of simple instructions that can be executed in a single clock cycle. The focus is on simplicity and efficiency.
 - Instructions are typically divided into three formats: R-type (register), I-type (immediate), and J-type (jump).
 - The instruction format and the encoding of the instructions are considered in the design of both Datapath and Control Unit.

Section 2. Assignment

1. Complete connection circuit of simple Processor from simple DATAPATH (lab 4) and simple Control Unit (lab 5).



MODULE ALU_Control:


1.Verilog Code:

```

1  module ALU_control(ALUOp,ALUcon);
2  input [1:0] ALUOp;
3  output reg [2:0]ALUcon;
4
5  always@(*)
6  begin
7  case (ALUOp)
8      2'b10: ALUcon = 3'b001;
9      2'b11: ALUcon = 3'b011;
10     2'b00: ALUcon = 3'b101;
11     2'b01: ALUcon = 3'b110;
12  endcase
13  end
14  endmodule

```

2.RTL



MODULE Control Unit:

1.Verilog

```

1  module CONTROLLER(I,Regdst,RegW,ALUSrc,MemW,MemR,MemtoReg,ALUop,reset);
2  input [5:0] I;
3  output reg Regdst, RegW, ALUSrc,MemW,MemR,MemtoReg;
4  output reg [1:0] ALUop;
5  input reset;
6
7  always@(*)
8  begin
9  if(reset) begin
10     ALUop = 0;
11     Regdst = 0;
12     MemR = 0;
13     MemW = 0;
14     MemtoReg = 0;
15     ALUSrc = 0;
16     RegW = 0;
17 end else
18 begin
19 case(I[5:0])
20 //add 1
21 6'b000001:
22 begin
23 ALUop = 2'b00;
24 Regdst = 1;
25 RegW = 1;
26 MemR = 0;
27 MemW = 0;
28 MemtoReg = 0;
29 ALUSrc = 0;
30 end
31 //sub 3
32 6'b000011:
33 begin
34 ALUop = 2'b01;

```

```

35     Regdst = 1;
36     RegW = 1;
37     MemR = 0;
38     MemW = 0;
39     MemtoReg = 0;
40     ALUSrc = 0;
41     end
42     //and 5
43     6'b000101:
44     begin
45         ALUop = 2'b10;
46         Regdst = 1;
47         RegW = 1;
48         MemR = 0;
49         MemW = 0;
50         MemtoReg = 0;
51         ALUSrc = 0;
52     end
53     //or 7
54     6'b000111:
55     begin
56         ALUop = 2'b11;
57         Regdst = 1;
58         RegW = 1;
59         MemR = 0;
60         MemW = 0;
61         MemtoReg = 0;
62         ALUSrc = 0;
63     end
64     //lw 2
65     6'b000010:
66     begin
67         ALUop = 2'b00;


```

```

68     Regdst = 0;
69     RegW = 1;
70     MemR = 1;
71     MemW = 0;
72     MemtoReg = 1;
73     ALUSrc = 1;
74     end
75     //sw 4
76     6'b000100:
77     begin
78         ALUop = 2'b00;
79         Regdst = 0;
80         RegW = 1;
81         MemR = 0;
82         MemW = 1;
83         MemtoReg = 1;
84         ALUSrc = 1;
85     end
86     default begin
87         ALUop = 0;
88         Regdst = 0;
89         RegW = 0;
90         MemR = 0;
91         MemW = 0;
92         MemtoReg = 0;
93         ALUSrc = 0;
94     end
95 endcase
96 end
97 end
98 endmodule

```

2.RTL



Operation	add	sub	and	or	lw	sw
Opcode	1	3	5	7	2	4
ALUOp	0	1	2	3	0	0
ALUcontrol	5	6	1	3	5	5
Regdst	1	1	1	1	0	0
RegWrite	1	1	1	1	1	1
MemRead	0	0	0	0	1	0
MemWrite	0	0	0	0	0	1
MemtoReg	0	0	0	0	1	1
ALUSrc	0	0	0	0	1	1

MODULE DATAPATH:

1. VERILOG CODE


```
1  module datapath (I,opcode,RegW,Regdst,MemR,MemW,MemtoReg,ALUSrc,clk,alu_result,reg1,reg2,sram15);
2  input [31:0] I;
3  input [2:0]opcode;
4  input Regdst, RegW, ALUSrc, MemW, MemR, MemtoReg;
5  input clk ;
6  output [31:0]alu_result;
7  output [31:0]reg1,reg2;
8  output [31:0]sram15;
9
10 wire gnd;
11 wire [31:0] outreg1, outreg2;
12 wire [4:0] mux11;
13 wire [31:0] mux33, mux22;
14 wire [31:0] ex32;
15 wire [31:0] ALUout, SRAMout;
16
17 assign sram15 = mux33;
18 assign ex32 = {{16{I[15]}}, I[15:0]};
19 assign alu_result = ALUout;
20 assign reg1 = outreg1;
21 assign reg2 = outreg2;
22
23
24  mux_2 to 1 5bit mux1 (
25    .in0(I[15:11]),
26    .in1(I[20:16]),
27    .sel(Regdst),
28    .out(mux11)
29  );
30
```

```

31  register_file register1 (
32      .ReadAddress1 (I[25:21]),
33      .ReadAddress2 (I[20:16]),
34      .WriteAddress (mux11),
35      .WriteData (mux33),
36      .ReadData1 (outreg1),
37      .ReadData2 (outreg2),
38      .ReadWriteEn (RegW),
39      .clk(clk)
40  );
41
42  mux_2_to1_32bit mux2 (
43      .in0(ex32),
44      .in1(outreg2),
45      .sel(ALUSrc),
46      .out(mux22)
47  );
48
49  ALU ALU1 (
50      .q(ALUout),
51      .a(outreg1),
52      .b(mux22),
53      .opcode(opcode),
54      .ovf(gnd)
55  );
56
57  SRAM SRAM1 (
58      .clk(clk),
59      .Address(ALUout),
60      .WriteData(outreg2),
61      .ReadData(SRAMout),
62      .WriteEn(MemW),
63      .ReadEn(MemR)
64  );
65
66  mux_2_to1_32bit mux3 (
67      .in0(SRAMout),
68      .in1(ALUout),
69      .sel(MemtoReg),
70      .out(mux33)
71  );
72
73  endmodule

```

2.RTL VIEWER



MODULE MIPS

1.Verilog code

```

1  module MIPS(clk,reset,In,Out,Op,alu_result,reg1,reg2,ReadData);
2  input clk,reset;
3  input [31:0]In;
4  output [31:0]Out;
5  output [31:26] Op;
6  output [31:0] alu_result;
7  output [31:0]reg1,reg2;
8  output [31:0]ReadData;
9
10 wire Regdst, RegW, ALUSrc,MemW,MemR,MemtoReg;
11 wire [1:0] ALUOp;
12 wire [2:0] ALUcon;
13
14 assign Op = In[31:26];
15
16  CONTROLLER con(
17    .I(In[31:26]),
18    .reset(reset),
19    .Regdst(Regdst),
20    .RegW(RegW),
21    .ALUSrc(ALUSrc),
22    .MemW(MemW),
23    .MemR(MemR),
24    .MemtoReg(MemtoReg),
25    .ALUOp(ALUOp)
26  );
27
28  ALU_control alu(
29    .ALUOp(ALUOp),
30    .ALUcon(ALUcon)
31  );
32


```

```

33  datapath dp(
34      .I (In),
35      .opcode (ALUcon),
36      .RegW (RegW),
37      .Regdst (Regdst),
38      .MemR (MemR),
39      .MemW (MemW),
40      .MemtoReg (MemtoReg),
41      .ALUSrc (ALUSrc),
42      .clk (clk),
43      .alu_result (alu_result),
44      .reg1 (reg1),
45      .reg2 (reg2),
46      .ReadData (ReadData),
47      .out (Out)
48  );
49  endmodule

```

2.RTL





3.TestBench

```

1  `timescale 1ns/1ns
2  module MIPS_tb;
3
4  reg clk, reset;
5  reg [31:0] In;
6  wire [31:0] Out, alu_result, reg1, reg2, ReadData;
7  wire [31:26] Op;
8
9  ⊞MIPS uut(
10     .clk(clk),
11     .reset(reset),
12     .In(In),
13     .Out(Out),
14     .Op(Op),
15     .alu_result(alu_result),
16     .reg1(reg1),
17     .reg2(reg2),
18     .ReadData(ReadData)
19 );
20
21 ⊞initial begin
22     reset = 1;
23     clk = 0;
24     #10;
25     reset = 0;
26     In = 32'b000001_00010_00011_00001_0000_0000_000; //add
27     // #50;
28     //In = 32'b000100_00010_00001_00000_0000_0000_000; //sw
29     // #50;
30     //In = 32'b000010_00010_00001_00000_0000_0000_000; //lw
31     #50 $stop;
32 end
33
34 ⊞always begin
35     #5 clk = ~clk;
36 end
37
38 endmodule

```


lw \$1, 0(\$2)



Explanation: **Reg2 = \$1** and **Reg1 = \$2**. Load the **data of sram[reg[1]+0] (9)** to the **regs[2]** so the value of **regs[1]** is not changed. The value of **Reg1** is the address of the SRAM bar and stores the value of address **Reg1** in SRAM into **Reg2** (address value).

sw \$1, 0(\$2)

