DIGITAL SYSTEM DESIGN WITH HDL LAB 7'S REPORT

Name: Nguyễn Tuấn Dũng

ID: 21520746

Class: CE213.O11.MTCL

SIMPLE PROCESSOR DESIGN

Section 1. Theory

1. Simple Processor Design based on Datapath and Control Unit follow MIPS architecture.

The combination of Datapath and Control Unit is fundamental to the operation of a processor, and their design follows the principles of the MIPS (Microprocessor without Interlocked Pipeline Stages) architecture. Let's break down each component:

1. Datapath:

- The Datapath is responsible for executing instructions and performing arithmetic and logic operations. In the context of MIPS, it consists of the following key components:
 - **Registers:** A set of 32 registers used to store data temporarily.
 - **ALU** (**Arithmetic Logic Unit**): Performs arithmetic and logic operations on data.
 - MUX (Multiplexer): Selects between different data sources.
 - **Memory Unit:** Manages data transfer between the processor and memory.
 - **PC** (**Program Counter**): Holds the address of the next instruction.
 - **Sign-extend Unit:** Extends immediate values for arithmetic operations.
 - **Shifters:** Perform bit-shifting operations.
- The Datapath connects these components in a way that allows data to flow through the processor during instruction execution.

2. Control Unit:


- The Control Unit manages the Datapath and ensures that instructions are executed in the correct sequence. It generates control signals to activate or deactivate specific components of the Datapath based on the type of instruction being executed. For MIPS architecture, the Control Unit includes:
 - **Instruction Decoder:** Identifies the type of instruction and determines how to execute it.
 - **ALU Control Unit:** Determines the specific operation to be performed by the ALU.
 - **PC Control Unit:** Manages the updating of the Program Counter.
 - **Memory Control Unit:** Controls read and write operations to memory.
 - MUX Control Unit: Manages the selection of data sources.
- The Control Unit interprets the opcode of the instruction and generates the necessary control signals to coordinate the Datapath components.

3. MIPS Architecture:

- MIPS is a RISC architecture, which means it uses a reduced set of simple instructions that can be executed in a single clock cycle. The focus is on simplicity and efficiency.
- Instructions are typically divided into three formats: R-type (register), I-type (immediate), and J-type (jump).
- The instruction format and the encoding of the instructions are considered in the design of both Datapath and Control Unit.

Section 2. Assignment

1. Complete connection circuit of simple Processor from simple DATAPATH (lab 4) and simple Control Unit (lab 5).




MODULE ALU_Control:

1. Verilog Code:

```
module ALU_control(ALUop,ALUcon);
 1
 2
     input [1:0] ALUop;
 3
     output reg [2:0]ALUcon;
 4
     always@(*)
 5
    ⊟begin
 6
 7
    □case (ALUop)
 8
         2'b10: ALUcon = 3'b001;
 9
         2'b11: ALUcon = 3'b011;
10
         2'b00: ALUcon = 3'b101;
         2'b01: ALUcon = 3'b110;
11
12
        endcase
13
      end
14
     endmodule
```

2.RTL




MODULE Control Unit:

1.Verilog

```
module CONTROLLER(I,Regdst,RegW,ALUSrc,MemW,MemR,MemtoReg,ALUop,reset);
 2
     input [5:0] I;
 3
     output reg Regdst, RegW, ALUSrc,MemW,MemR,MemtoReg;
    output reg [1:0] ALUop;
 4
 5
    input reset;
 6
 7
   always@(*)
8 ⊟begin
 9 ⊟if(reset) begin
10
        ALUop = 0;
11
        Regdst = 0;
12
        MemR = 0;
        MemW = 0;
13
14
        MemtoReg = 0;
15
        ALUSrc =0;
16
        RegW = 0;
17
    end else
18 ⊟begin
19 ⊟case(I[5:0])
20
        //add 1
21
        6'b000001:
22 ⊟
        begin
23
        ALUop = 2'b00;
24
        Regdst = 1;
25
        RegW = 1;
26
        MemR = 0;
27
        MemW = 0;
28
        MemtoReg = 0;
29
        ALUSrc = 0;
30
        end
31
        //sub 3
32
        6'b000011:
33
    begin
34
        ALUop = 2'b01;
```

```
35
        Regdst = 1;
36
        RegW = 1;
        MemR = 0;
37
38
        MemW = 0;
39
        MemtoReg =0;
40
        ALUSTC = 0;
41
        end
        //and 5
42
43
        6'b000101:
        begin
44
    45
        ALUop = 2'b10;
        Regdst = 1;
46
47
        RegW = 1;
48
        MemR = 0;
        MemW = 0;
49
50
        MemtoReg =0;
51
        ALUSrc = 0;
52
        end
53
        //or 7
        6'b000111:
54
55 🖨
        begin
56
        ALUop = 2'b11;
        Regdst = 1;
57
58
        RegW = 1;
        MemR = 0;
59
60
        MemW = 0;
61
        MemtoReg =0;
62
        ALUSTC = 0;
63
        end
        //lw 2
64
        6'b000010:
65
66 ⊟
        begin
        \overline{ALUop} = 2'b00;
67
        Regdst = 0;
68
69
        RegW = 1;
70
        MemR = 1;
        MemW = 0;
71
72
        MemtoReg =1;
73
        ALUSrc = 1;
74
         end
75
         //sw 4
76
         6'b000100:
        begin
77
   Ė
78
        ALUop = 2'b00;
79
        Regdst = 0;
         RegW = 1;
80
        MemR = 0;
81
82
        MemW = 1;
83
        MemtoReg =1;
84
        ALUSrc = 1;
85
         end
        default begin
86 ⊟
        ALUop = 0;
87
        Regdst = 0;
88
89
        RegW = 0;
90
        MemR = 0;
        MemW = 0;
91
92
        MemtoReg =0;
93
        ALUSrc = 0;
94
        end
95
     endcase
96
     end
    Lend
97
98
     endmodule
```

2.RTL



| Operation | add | sub | and | or | lw | SW |
|------------|-----|-----|-----|----|----|----|
| Opcode | 1 | 3 | 5 | 7 | 2 | 4 |
| ALUop | 0 | 1 | 2 | 3 | 0 | 0 |
| ALUcontrol | 5 | 6 | 1 | 3 | 5 | 5 |
| Regdst | 1 | 1 | 1 | 1 | 0 | 0 |
| RegWrite | 1 | 1 | 1 | 1 | 1 | 1 |
| MemRead | 0 | 0 | 0 | 0 | 1 | 0 |
| MemWrite | 0 | 0 | 0 | 0 | 0 | 1 |
| MemtoReg | 0 | 0 | 0 | 0 | 1 | 1 |
| ALUSrc | 0 | 0 | 0 | 0 | 1 | 1 |


MODULE DATAPATH:

1.VERILOG CODE

```
1
     module datapath (I,opcode,RegW,Regdst,MemR,MemW,MemtoReg,ALUSrc,clk,alu result,reg1,reg2,sram15);
     input [31:0] I;
     input [2:0]opcode;
 3
     input Regdst, RegW, ALUSrc, MemW, MemR, MemtoReg;
 4
    input clk;
 5
 6
    output [31:0]alu result;
     output [31:0]reg1,reg2;
    output [31:0]sram15;
 8
 9
10
    wire gnd;
    wire [31:0] outreg1, outreg2;
11
12
     wire [4:0] mux11;
     wire [31:0] mux33, mux22;
13
14
     wire [31:0] ex32;
     wire [31:0] ALUout, SRAMout;
15
16
17
    assign sram15 = mux33;
18 assign ex32 = {{16{I[15]}}, I[15:0]};
19
   assign alu result = ALUout;
20
   assign reg1 = outreg1;
21
   assign reg2 = outreg2;
23
|.in0(\overline{I}[15:\overline{11}]),
25
26
    .in1(I[20:16]),
    .sel(Regdst),
27
28
    .out (mux11)
29
    );
30
```

```
⊟register file register1 (
     .ReadAddress1 (I[25:21]),
32
     .ReadAddress2 (I[20:16]),
33
     .WriteAddress (mux11),
34
     .WriteData (mux33),
35
     .ReadData1 (outreg1),
36
37
     .ReadData2 (outreg2),
38
     .ReadWriteEn (RegW),
39
     .clk(clk)
    );
40
41
   ⊟mux 2 to1 32bit mux2 (
42
43
    .in0(ex32),
44
     .in1(outreg2),
     .sel(ALUSrc),
45
46
     .out (mux22)
    );
47
48
49
   ⊟ALU ALU1 (
    .q(ALUout),
50
51
     .a(outreg1),
52
     .b (mux22),
    .opcode(opcode),
53
54
    .ovf(gnd)
    );
55
56
57
   ⊟SRAM SRAM1 (
    .clk(clk),
58
59
    .Address(ALUout),
60
    .WriteData(outreg2),
    .ReadData(SRAMout),
61
    .WriteEn(MemW),
62
63
    .ReadEn (MemR)
64
    );
 65
      ⊟mux 2 to1 32bit mux3 (
 66
 67
       .in0(SRAMout),
       .in1(ALUout),
 68
 69
        .sel(MemtoReg),
 70
        .out(mux33)
 71
       );
 72
 73
        endmodule
```

2.RTL VIEWER




MODULE MIPS

1. Verilog code

```
1
     module MIPS(clk,reset,In,Out,Op,alu result,reg1,reg2,ReadData);
 2
     input clk, reset;
 3
     input [31:0]In;
 4
     output [31:0]Out;
 5
     output [31:26] Op;
 6
     output [31:0] alu result;
 7
     output [31:0]reg1,reg2;
 8
     output [31:0]ReadData;
 9
     wire Regdst, RegW, ALUSrc, MemW, MemR, MemtoReg;
10
11
     wire [1:0] ALUop;
12
     wire [2:0] ALUcon;
13
14
     assign Op = In[31:26];
15
16 ⊟CONTROLLER con(
17
        .I(In[31:26]),
18
         .reset(reset),
19
        .Regdst (Regdst),
20
        .RegW(RegW),
21
         .ALUSrc (ALUSrc),
22
         .MemW (MemW),
23
         .MemR (MemR),
24
         .MemtoReg (MemtoReg),
25
         (qoUJA) qoUJA.
26
    );
27
28
   ⊟ALU control alu(
29
         .ALUop (ALUop),
30
         .ALUcon (ALUcon)
31
     );
32
```

```
33
    datapath dp(
34
          .I(In),
35
          .opcode (ALUcon),
36
          .RegW(RegW),
37
          .Regdst (Regdst),
38
          .MemR (MemR),
39
          .MemW (MemW),
40
          .MemtoReg (MemtoReg),
41
          .ALUSrc (ALUSrc),
42
          .clk(clk),
          .alu result(alu result),
43
44
          .reg1(reg1),
45
          .reg2(reg2),
46
          .ReadData (ReadData),
          .out(Out)
47
48
        );
49
     endmodule
```

2.RTL



3.TestBench

```
1
    `timescale 1ns/1ns
2
    module MIPS tb;
3
4
   reg clk, reset;
5
    reg [31:0] In;
6
    wire [31:0] Out, alu result, reg1, reg2, ReadData;
7
    wire [31:26] Op;
8
9 ⊟MIPS uut(
10
      .clk(clk),
11
      .reset(reset),
12
      .In(In),
13
     .Out(Out),
14
     .Op(Op),
15
     .alu result(alu result),
16
      .reg1(reg1),
17
      .reg2(reg2),
18
      .ReadData (ReadData)
19
    );
20
   □initial begin
21
22
      reset = 1;
23
      clk = 0;
24
      #10;
25
      reset = 0;
      In = 32'b000001_00010 00011 00001 0000 0000 000; //add
26
27
      //#50;
      28
29
      //#50;
      30
31
       #50 $stop;
32
    end
33
34
   ⊟always begin
35
      #5 clk = \simclk;
36
    end
37
38
   endmodule
```

4. Waveform (\$1 address is 1, \$2 address is 2, \$3 address is 3)

REGISTER

```
initial
□begin
| registers[1] = 5;
  registers[2] = 15;
  registers[3] = 2 ;
end
```


SRAM

```
initial
⊟begin
|array[15] = 9;
|end
```

add \$1, \$2, \$3

No Data-

/MIPS tb/dk




Explanation: Reg1 is \$2 and Reg2 is \$3, alu_result is the value of \$1. $\frac{1}{2}$ Reg1 + $\frac{1}{2}$ Reg2 = $\frac{15}{2}$ + $\frac{2}{2}$ = $\frac{17}{2}$. In the image above show that $\frac{17}{2}$ store in \$1.


lw \$1, 0(\$2)



Explanation: Reg2 = \$1 and Reg1 = \$2. Load the data of sram[reg[1]+0] (9) to the regs[2] so the value of regs[1] is not changed. The value of Reg1 is the address of the SRAM bar and stores the value of address Reg1 in SRAM into Reg2 (address value).

sw \$1, 0(\$2)





Explanation: Reg2 = \$1 and Reg1 = \$2. Store the value of regs[2] (5) to the sram[reg[1]]. The value of Reg1 is the address of the SRAM bar and save the value of Reg2 to that address.