

ÉCOLE NATIONALE SUPÉRIEURE D'ARTS ET MÉTIERS - CASABLANCA

PROJET FPGA

RC6 algorithm

Élèves:

KANDALI IMANE OUDADDA DOAE ABKAOUI SAMIA Enseignant : S.EL MOUMNI



Table des matières

1	Inti	oducti	ion	3
2	RC	6 Algo	rithm	4
	2.1	Types	of cryptographic Algorithm	4
	2.2	Backg	round Information	4
		2.2.1	Basics of RC6 Algorithm	4
		2.2.2	RC6 block diagram	5
		2.2.3	Basic operations	5
		2.2.4	Basic steps for RC6 Algorithm	6
	2.3	Encry	ption	6
		2.3.1	Signal specification	7
		2.3.2	RC6 encryption algorithm	8
	2.4	Decry	ption	8
		2.4.1	Signal specification	9
		2.4.2	RC6 decryption algorithm	9
3	The	eoritica	al analysis	10
	3.1	Modu	les block diagrams	10
	3.2	Key so	cheduling	11
		3.2.1	Key scheduling operation	11
	3.3	Finite	state machines	12
		3.3.1	Introduction	12
		3.3.2	Concept of finite state machine	12
	3.4	Multip	plier	14
	3.5	Wallad	ce Tree	15
		3.5.1	Operation Steps of a Wallace Tree	15
		3.5.2	Explanation of Weights	15
		3.5.3	Carry Save Adder	16
		3.5.4	Carry Look Ahead Method	16
		3.5.5	Implementation Details	17
		3.5.6	Swap Operation	17
4	Abo	out VI	$_{ m HDL}$	19
	4.1	Introd	luction	19
	4.2	Why I	Use VHDL?	19



	4.3	Basic	Features of VHDL	19					
	4.4	Basic	Terminology	19					
5	VH	VHDL code							
	5.1	Encry	ption	21					
	5.2	Decry	ption	22					
	5.3	Testbe	ench	23					
6	Exp	olanati	on of the Code	25					
	6.1	RC6 I	Encryption VHDL Model Explanation	25					
		6.1.1	Library and Use Declarations	25					
		6.1.2	Entity Definition	25					
		6.1.3	Architecture and Internal Signals	25					
		6.1.4	Process Definition	25					
	6.2	RC6 I	Decryption VHDL Model Explanation	26					
		6.2.1	Entity Definition	26					
		6.2.2	Architecture and Internal Signals	26					
		6.2.3	Process Definition	26					
	6.3	RC6 I	Encryption and Decryption VHDL Testbench	27					
		6.3.1	Entity and Architecture	27					
		6.3.2	Signal and Component Declarations	27					
		6.3.3	Unit Under Test (UUT)	27					
		6.3.4	Test Processes	27					
7	Cor	ıclusio	${f n}$	28					



1 Introduction

Cryptography stands as a fundamental pillar for secure communication across digital platforms, and the RC6 algorithm exemplifies this principle through its advanced cryptographic architecture. Renowned for its robust encryption capabilities, RC6 employs data-dependent rotations and integer multiplication to secure data effectively. This project harnesses the power of VHDL, a versatile hardware description language, to meticulously implement the RC6 algorithm, fully utilizing the comprehensive suite of tools offered by Quartus II 9.1sp2 software from Altera. The utilization of this software is strategic, ensuring optimal compatibility with contemporary FPGA platforms and enhancing the efficiency of our cryptographic solutions. This deliberate choice not only streamlines the development process but also significantly boosts the reliability and performance of our security implementations, making them well-suited for modern communication systems where data integrity and security are paramount.



2 RC6 Algorithm

The RC6 cipher, a sophisticated evolution of its predecessor RC5, is meticulously designed to align with the rigorous requirements of advanced encryption standards. This modern cipher enhances both security and operational efficiency through its innovative use of data-dependent rotations and the integration of integer multiplication, which collectively bolster its cryptographic robustness. Implementing RC6 on FPGA platforms using Quartus II not only underscores the versatility and power of VHDL in handling complex cryptographic algorithms but also showcases our commitment to achieving the highest standards of data security. By leveraging the advanced synthesis and simulation capabilities of Quartus II, this project serves as a profound testament to the practical application of theoretical cryptographic concepts in real-world security systems, ensuring reliable and secure data encryption.

2.1 Types of cryptographic Algorithm

- 1. Symmetric encryption algorithms (secret or private key algorithms)
- 2. Asymmetric encryption algorithms (or public key algorithms).

The difference is that symmetric encryption algorithms use the same key for encryption and decryption (or the decryption key is easily derived from the encryption key), whereas asymmetric encryption algorithms use a different key for encryption and decryption.

2.2 Background Information

2.2.1 Basics of RC6 Algorithm

The RC6 algorithm, developed by Ron Rivest, Matt Robshaw, Ray Sidney, and Yiqun Lisa Yin in response to the AES (Advanced Encryption Standard) initiative, is an innovative cipher that builds upon the structure of its predecessor, RC5. It distinguishes itself with its use of four data blocks instead of two, which enhances its ability to scramble data more thoroughly in each encryption round. RC6 incorporates a mix of arithmetic and logical operations—specifically, integer addition, subtraction, bitwise XOR, and data-dependent rotations. A unique feature of RC6 is the inclusion of integer multiplication, which significantly increases the diffusion and complexity of the algorithm, making it more resistant to cryptanalysis. The algorithm typically operates with a block size of 128 bits and supports keys of varying lengths, commonly 128, 192, and 256 bits, making it adaptable to different levels of security needs. RC6's design allows for a variable number



of rounds, although 20 rounds are standard when using a 128-bit key, ensuring a balance between security and performance. This balance makes RC6 a strong candidate for hardware implementation on FPGA platforms, where speed and efficiency are critical.

2.2.2 RC6 block diagram




FIGURE 1 – RC6 Cipher

2.2.3 Basic operations

RC6 operates on units of four w-bit words using the following six basic operations. The base-two logarithm of w will be denoted by $\lg w$:

- a+b: integer addition modulo 2^w
- a-b: integer subtraction modulo 2^w
- $a \oplus b$: bitwise exclusive-or of w-bit words
- $a \times b$: integer multiplication modulo 2^w



- $a \ll b$: rotate the w-bit word a to the left by the amount given by the least significant $\lg w$ bits of b
- $a \gg b$: rotate the w-bit word a to the right by the amount given by the least significant lg w bits of b

2.2.4 Basic steps for RC6 Algorithm




Figure 2 – Encryption and Decryption Process Diagram

2.3 Encryption




FIGURE 3 – Encryption block diagram



2.3.1 Signal specification

A block diagram of the 16-bit RC6 encryptor and decryptor is shown in Figure 1. Control signals are active high. The following gives a description of the input and output signals for the encryptor.

- 1. **Plaintext_e**: This 16-bit data input signal corresponds to a word of plaintext data that is to be encrypted. Four consecutive 16-bit plaintext_e values form a 64-bit block that is to be encrypted.
- 2. Round_keys_e: This 16-bit data input signal corresponds to one encryption round key. A total of 44 round keys are used to encrypt and decrypt the data. Although the encryptor and decryptor use identical round keys for a given block of data, separate encryptor and decryptor round keys are provided, since they receive the round keys at different times and process the round keys in reverse order. This also allows the decryptor to be deciphering one block, while the encryptor is ciphering the next.
- 3. **Start_e**: This 1-bit control input signal tells the encryptor that it will start receiving plaintext_e during the next cycle. This signal should only go high for one cycle.
- 4. **Reset**: This 1-bit control input signal resets both the encryptor and decryptor. When reset occurs, all registers are cleared, and the controllers go to a known state.
- 5. **Clock**: This 1-bit input signal corresponds to the system clock for the encryptor and decryptor. Values are to be latched into registers at the positive edge of the clock.
- 6. **Ciphertext**: This 16-bit data output signal corresponds to a word of ciphertext data that has been encrypted and needs to be decrypted. Four consecutive 16-bit ciphertext values form a 64-bit block that has been encrypted. The same signal is used as an input to the decryptor.
- 7. **Ready_e**: This 1-bit control output signal indicates that the encryptor is ready to receive new plaintext. It goes high following a reset signal and stays high until the start_e goes high. Once the encryptor has finished encrypting the data, ready_e goes high, until the next time start_e goes high.
- 8. **Start_d**: This 1-bit control output signal tells the decryptor that the encryptor will start sending ciphertext during the next cycle. This signal should only go high for only one cycle. This same signal is used as an input to the decryptor.



2.3.2 RC6 encryption algorithm

Input:

- Plain text stored in four w-bit input registers A, B, C, D.
- Number r of rounds.
- w-bit round keys $S[0, \ldots, 2r+3]$.

Output:

— Cipher text stored in A, B, C, D.

```
B = B + S[0];
   D = D + S[1];
   for (i = 1; i <= r; i++) {
3
       t = (B * (2 * B + 1)) << lg w;
4
       u = (D * (2 * D + 1)) << lg w;
5
       A = ((A ^ t) << u) + S[2 * i];
6
       C = ((C ^ u) << t) + S[2 * i + 1];
        (A, B, C, D) = (B, C, D, A);
9
   A = A + S[2 * r + 2];
10
   C = C + S[2 * r + 3];
11
```

Listing 1 – Encryption procedure

2.4 Decryption




FIGURE 4 – Decryption block diagram



2.4.1 Signal specification

A block diagram of the 16-bit RC6 encryptor and decryptor is shown in Figure 1. Control signals are active high. The following gives a description of the input and output signals for the decryptor.

- 1. Plaintext_d: This 16-bit data output signal corresponds to a word of plaintext data that has been decrypted. Four consecutive 16-bit plaintext_d values form a 64-bit block that has been decrypted. When the same round keys are used, the plaintext_d produced should be equivalent to the plaintext_e that was originally input.
- 2. **Round_keys_d**: This 16-bit data input signal corresponds to one decryption round key. (see the description of round key e for further details).
- 3. Start d: (see previous description)
- 4. **Reset**: (see previous description)
- 5. Clock: (see previous description)
- 6. Ciphertext: (see previous description)
- 7. **Ready_d**: This 1-bit control output signal indicates that the decryptor is ready to receive new ciphertext. It goes high following a reset signal and stays high until the start_d goes high. Once the decryptor has finished decrypting the data ready_d goes high, until the next time start_d goes high.

2.4.2 RC6 decryption algorithm

Input:

- Cipher text stored in four w-bit input registers A, B, C, D.
- Number r of rounds.
- w-bit round keys $S[0,\ldots,2r+3]$.

Output:

— Plaintext stored in A, B, C, D.



Listing 2 – Decryption procedure

3 Theoritical analysis

3.1 Modules block diagrams




FIGURE 5 – Digital circuit block diagram for encryption




Figure 6 – Digital circuit block diagram for decryption



3.2 Key scheduling

The key schedule of RC6-w/r/b is practically identical to the key schedule of RC5-w/r/b. Indeed, the only difference is that for RC6-w/r/b, more words are derived from the user-supplied key for use during encryption and decryption.

The user supplies a key of b bytes, where $0 \le b \le 255$. From this key, 2r + 4 words (w bits each) are derived and stored in the array $S[0, \ldots, 2r + 3]$. This array is used in both encryption and decryption.

The user supplies a key of b bytes. Sufficient zero bytes are appended to give a key length equal to a non-zero integral number of words; these key bytes are then loaded in little-endian fashion into an array of c w-bit (w = 32 bits in our case) words $L[0], \ldots, L[c-1]$. Thus the first byte of key is stored as the low-order byte of L[0], etc., and L[c-1] is padded with high-order zero bytes if necessary. The number of w-bit (32 bit) words that will be generated for the additive round keys is 2r + 4 and these are stored in the array $S[0, \ldots, 2r + 3]$. The constants $P_{32} = B7E15163$ and $Q_{32} = 9E3779B9$ (hexadecimal) are the same "magic constants" as used in the RC5.

You may have wondered why there is an array of 44. Because in the encryption and decryption process we add round keys to A and C in

$$A = ((A \oplus t) \lll u) + S[2i]$$

$$C = ((C \oplus u) \lll t) + S[2i+1]$$

So we need 20 (for A as rounds are 20) + 20 (for C) + 2 (in starting for adding to B & D) + 2 (For adding in end in A and C) = 44.

3.2.1 Key scheduling operation

Inputs: User-supplied b-byte key preload into the c-word array $L[0, \ldots, c-1]$ Number r of rounds

Output : W-bit round keys S[0...2r + 3]



Procedure:

```
s[0] = P;
l[0] = round_keys + s[0];
s[1] = l[0] + s[0] + q;
l[1] = l[0] + s[1];
```

In general:

```
S[i] = L[i-1] + S[i-1] + q;
L[i] = L[i] + S[i];
```

3.3 Finite state machines

3.3.1 Introduction

Outputs are function of state (and inputs); next states are functions of state and inputs. Used to implement circuits that control other circuits "Decision Making" logic.

3.3.2 Concept of finite state machine

State diagram is a representation of different state and each state have different operation. The state diagram of cryptographic algorithms are shown below. The function in each state is also described in diagram.




FIGURE 7 – Finite state machine for input encryption






FIGURE 8 – Finite state machine for input decryption





FIGURE 9 – State machine for output encryption




 $\begin{array}{c} {\rm FIGURE} \ 10 - State \ machine \ for \ output} \\ {\rm decryption} \end{array}$



3.4 Multiplier

The multiplier is used to compute the operation $B \times (2B+1)$. It is implemented as $2B^2 + B$. So, we need to perform a squaring and an addition. The partial product array for a parallel square using a multiplier indicates which terms may be combined using the equivalence $a_{ij} + a_{ji} = 2a_{ij}$. In the lower portion of the figure, $2a_{ij}$ is represented by placing a_{ij} one column to the left, which has a weighting of two times that of the current column. The square of operand a can be computed with the reduced partial product array. Thus, for $2b^2$ we place the whole product one place to the left, which has a weighting 2 times that of the previous. Our product count is reduced to 9 from 16 due to this technique.

In product (p_1) we have the value of B for the +B operation in the $2B^2+B$ operation, and the normal 16 products formed are reduced to 8 products due to the partial product reduction array. Now, you may wonder why there are only 16 products while we are multiplying a 16-bit operand, thus expecting 32 products of 32 bits. However, there are only 16 bits and 16 products because we are using only the lower 16 bits. This is because for the 20 rounds, we are multiplying $b \times b$; if we use all 32 bits and multiply at the end of 20 rounds, our product will be too large, so we are using only the lower 16 bits.



These 9 products formed are then the input of a Wallace tree multiplier. The Wallace tree will take 9 inputs and will produce a final 16-bit product. This is required by us to use as the output of $2B^2 + B$.



3.5 Wallace Tree

The figure below shows the diagram of a Wallace tree. A Wallace tree comprises two components :

- 1. Carry save adder (CSA)
- 2. Carry look-ahead (CLA)

A Wallace tree is an efficient hardware implementation of a digital circuit that multiplies two integers.

3.5.1 Operation Steps of a Wallace Tree

The operation of a Wallace tree can be divided into three steps:

- 1. **Multiply**: AND each bit of one of the arguments by each bit of the other, yielding n^2 results. Depending on the position of the multiplied bits, the wires carry different weights. For example, the wire of the bit carrying the result of a_2b_3 is weighted 32 (see the explanation of weights below).
- 2. **Reduce :** Reduce the number of partial products to two by layers of full and half adders.
- 3. **Group and Add**: Group the wires into two numbers, and add them with a conventional adder.

3.5.2 Explanation of Weights

The weights of the wires in a Wallace tree are determined based on the positions of the bits in the original numbers being multiplied. Each level of reduction in the Wallace tree potentially shifts the position of these wires, thereby changing their weight according to binary significance.




FIGURE 11 – Diagram of a Wallace Tree



3.5.3 Carry Save Adder

The carry-save unit consists of n full adders, each of which computes a single sum and carry bit based solely on the corresponding bits of the three input numbers. Given the three n-bit numbers a, b, and c, it produces a partial sums and a shift-carry as follows:

$$ps_i = a_i \oplus b_i \oplus c_i$$

$$\mathrm{sc}_i = (a_i \wedge b_i) \vee (a_i \wedge c_i) \vee (b_i \wedge c_i)$$

The entire sum can then be computed by:

- 1. Shifting the carry sequence sc left by one place.
- 2. Appending a 0 to the front (most significant bit) of the partial sum sequence ps.
- 3. Using a ripple carry adder to add these two together and produce the resulting n+1-bit value.

A ripple carry adder cannot compute a sum without waiting for the previous carry bit to be produced, and thus has a delay equal to that of n full adders. A carry-save adder produces all of its output values in parallel. We have seven full adder in our carry save adder.




FIGURE 12 – Carry Save Adder

3.5.4 Carry Look Ahead Method

Carry look ahead logic uses the concepts of *generating* and *propagating* carries. Although in the context of a carry look ahead adder, it is most natural to think of generating and propagating in the context of binary addition, the concepts can be used more generally than this. In the descriptions below, the word *digit* can be replaced by *bit* when referring to binary addition.




FIGURE 13 – Carry Look Ahead Adder

The addition of two 1-digit inputs A and B is said to generate if the addition will always carry, regardless of whether there is an input carry (equivalently, regardless of whether any less significant digits in the sum carry). For example, in the decimal addition 52 + 67, the addition of the tens digits 5 and 6 generates because the result carries to the hundreds digit regardless of whether the ones digit carries (in the example, the ones digit does not carry 2 + 7 = 9). In the case of binary addition, A + B generates if and only if both A and B are 1. If we write G(A, B) to represent the binary predicate that is true if and only if A + B generates, we have:

$$G(A, B) = A \cdot B$$

3.5.5 Implementation Details

Here we add sum and carry which are the output of carry save adder series and 3rd digit is taken as 0 as we have only two 16 bit arrays to add. We add individual bits for example:

$$P(A, B) = A \oplus B$$

$$G_0 = A_0 \wedge B_0$$

$$C_1 = G_0 \vee (P_0 \wedge C_0)$$

$$C_0 = 0$$

3.5.6 Swap Operation

As shown in the block diagram, first we perform XOR operation between two inputs then store the result into a temporary variable. After that temporary variable is further XORed with any of two inputs so we get swapped output. In RC6 algorithm by performing swap operation we get, $(A, B, C, D) \rightarrow (B, C, D, A)$.




FIGURE 14 – Block Diagram for Swapping

The formula for swapping can be written as : $% \left\{ 1,2,...,2,...\right\}$

$$\operatorname{temp}_{AB}=\operatorname{tempA}\oplus\operatorname{tempB};$$

$$A=\mathrm{temp}_{AB}\oplus\mathrm{tempA};$$



4 About VHDL

The VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL) is an industry standard language used to describe hardware from the abstract to concrete level.

4.1 Introduction

- The language not only defines the syntax but also defines very clear simulation semantics for each language construct.
- It is strong typed language and is often verbose to write.
- Provides extensive range of modeling capabilities, it is possible to quickly assimilate a core subset of the language that is both easy and simple to understand without learning the more complex features.

4.2 Why Use VHDL?

- Quick Time-to-Market.
- Allows designers to quickly develop designs requiring tens of thousands of logic gates.
- Provides powerful high-level constructs for describing complex logic Supports modular design methodology and multiple levels of Hierarchy.
- One language for design and simulation.
- Allows creation of device-independent designs that are portable to multiple vendors. Good for ASIC Migration.
- Allows user to pick any synthesis tool, vendor, or device.

4.3 Basic Features of VHDL

- Supports for vendor defined libraries.
- Concurrency.
- Supports sequential statements.
- Support for test and simulation.

4.4 Basic Terminology

To describe an entity, VHDL provides five different types of primary constructs, called "design units." They are :



- Entity declaration
- Architecture body
- Configuration declaration
- Package declaration
- Package body



VHDL code 5

Encryption 5.1

end process; end Behavioral;

```
RC6_Encrypt.vhd
                                                                 RC6_Decrypt.vhd
                                                                                                                                  RC6_Testbench.vhd
                                                                                                                                                                                                    Compilation Report - Flow Summary
                          library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
----
ĝΫ
٨.,
                       mentity RC6 Encrypt is
                                 port (
                                                                 : in std_logic;
: in std_logic;
: in std_logic;
                                        clk
                                                                                                             -- Clock signal
•
                                                                 : in std_logic; -- Reset signal
: in std_logic; -- Enable encryption
: in std_logic_vector(127 downto 0); -- 128-bit key input
: in std_logic_vector(127 downto 0); -- 128-bit plaintext input
: out std_logic_vector(127 downto 0); -- 128-bit ciphertext output
: out std_logic -- Indicates when encryption is commilere
                                        reset
Ę
                                         enable
               10
                                         key
16 % %
18 %
               11
                                        plaintext
               12
                                         ciphertext
               13
               14
                          end RC6_Encrypt;
               16
 0
                       ■ architecture Behavioral of RC6_Encrypt is
                                  signal rkey: std_logic_vector(127 downto 0); -- Rotated key storage
signal a, b, c, d: std_logic_vector(31 downto 0); -- Data registers
               18
Z
               19
₽
              20
21
                       ■begin
                                 process(clk, reset)
                       267
268
              22
23
                                  begin
if reset = 'l' then
                      =
                                               reset = '1' then
-- Reset logic
a <= (others => '0');
b <= (others => '0');
c <= (others => '0');
d <= (others => '0');
ready <= '0';
              24
25
....
E
               27
2
               29
                                        elsif rising_edge(clk) then
if enable = 'l' then
               32
                                                      -- Kev scheduling
%
%
               33
34
                                                       -- Not fully implemented, placeholder for illustration
                                                      rkey <= key; -- Placeholder for key expansion
               35
36
 0
                                                       -- Example: simple encryption rounds (simplified for clarity)
                                                     a <= std_logic_vector(unsigned(a) + unsigned(rkey(31 downto 0)));
b <= std_logic_vector(unsigned(b) xor unsigned(rkey(63 downto 32)));
c <= std_logic_vector(unsigned(b) + unsigned(rkey(95 downto 64)));
d <= std_logic_vector(unsigned(d) + unsigned(rkey(127 downto 96)));</pre>
               37
38
\mathbb{Z}
 39
40
267
268
               41
42
                                                       -- Indicate encryption complete
 ab/
               43
44
                                                      ready <= '1';
 else
               45
46
ready <= '0';
                                                end if;
               47
48
                                        end if:
```



5.2 Decryption

```
₽ RC6_Decrypt.vhd
                                                                                                 RC6 Encrypt.vhd
                         library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ġĠ.
                         use IEEE.NUMERIC_STD.ALL;
₹,
                      mentity RC6_Decrypt is
\overrightarrow{\{\}}
                               port (
                                                                 : in std_logic; -- Clock signal
: in std_logic; -- Reset signal
: in std_logic; -- Enable decryption
: in std_logic_vector(127 downto 0); -- 128-bit key input
: out std_logic_vector(127 downto 0); -- 128-bit ciphertext input
: out std_logic_vector(127 downto 0); -- 128-bit plaintext output
: out std_logic -- Indicates when decryption is complete
                                        clk
 Ē
                                        reset
ŧ
                                        enable
              10
                                        kev
16 % %
18 %
18 %
              11
                                        ciphertext
              12
                                        plaintext
              13
14
             15
16
                        end RC6_Decrypt;
 0
             17
18
                     architecture Behavioral of RC6_Decrypt is
    signal rkey : std_logic_vector(127 downto 0); -- Rotated key storage
    signal a, b, c, d : std_logic_vector(31 downto 0); -- Data registers for decryption
\mathbb{Z}
              19
             20
 ■begin
             21
22
                                process(clk, reset)
begin
267
268
                                        if reset = '1' then
             23
24
                     ab/
                                                -- Reset internal signals
                                       -- Reset internal signa

a <= (others => '0');

b <= (others => '0');

c <= (others => '0');

d <= (others => '0');

ready <= '0';

elsif rising_edge(clk) then

if enable = '1' then
 25
              26
....
I
              27
              29
2
              31
                      =
```

```
-- Placeholder for key scheduling (Reverse order and operations)
%
                                                          rkey <= key; -- Simplified placeholder
              34
                                                         -- Decryption operations (Reverse of encryption)

d <= std_logic_vector(unsigned(d) xor unsigned(rkey(127 downto 96)));

c <= std_logic_vector(unsigned(c) - unsigned(rkey(95 downto 64)));

b <= std_logic_vector(unsigned(b) xor unsigned(rkey(63 downto 32)));

a <= std_logic_vector(unsigned(a) - unsigned(rkey(31 downto 0)));
 O
\mathbb{Z}
              36
38
              39
267
268
              40
41
                                                         -- Indicate decryption complete
ready <= '1';</pre>
              42
43
44
                                                         ready <= '0';
end if;
                                          end if;
              46
                      end Behavioral;
```



5.3 Testbench

```
RC6_Testbench.vhd
RC6_Encrypt.vhd
                                              RC6_Decrypt.vhd
                                                                                                                                              Compilation Report - Flow Summary
                   LIBRARY ieee;
-----
                   USE ieee.std_logic_1164.ALL;
44
                   USE ieee.numeric_std.ALL;
A.∂B
                ENTITY RC6_Testbench IS
                  END RC6_Testbench;
·
           8 ARCHITECTURE behavior OF RC6_Testbench IS
Ę
                           - Signal declarations
          10
                         SIGNAL Clk, reset, enable: std_logic;
SIGNAL key, plaintext, ciphertext, decrypted_text: std_logic_vector(127 downto 0);
SIGNAL ready_enc, ready_dec: std_logic;
16 76 76
76 76
          12
          14
                          -- Component declarations
          16
17
18
                         COMPONENT RC6_Encrypt
                0
                              clk : IN std_logic;
reset : IN std_logic;
enable : IN std_logic;
key : IN std_logic_vector(127 downto 0);
plaintext : IN std_logic_vector(127 downto 0);
ready : OUT std_logic_vector(127 downto 0);
Z
          19
₽
          20
          21
22
267
268
          23
24
ab/
25
26
                         );
END COMPONENT;
          27
28
=
                         COMPONENT RC6_Decrypt
          29
30
                         PORT (
r2
                                               : IN std_logic;
: IN std_logic;
          31
                               reset
```

```
å4
            33
            34
35
1.€
\overrightarrow{\{\,\}}
            37
*
            38
                              END COMPONENT;
€
            39
            40
41
                     BEGIN
16 % % %
18 %
                             42
43
            44
45
                                          reset => reset,
enable => enable,
key => key,
plaintext => plaintext,
ciphertext => ciphertext,
ready => ready_enc
            46
47
0
            48
49
\square
50
51
267
268
            52
            53
                             -- UUT: Unit Under Test for Decryption
uut_dec: COMPONENT RC6_Decrypt
            54
55
cec: COMPOUNT RC6_DECTYPT

FORT MAP(
    clk => clk,
    reset => reset,
    enable => enable,
    key => key,
    ciphertext => ciphertext,
.....:
=
2
            59
            60
            61
```



```
plaintext => decrypted_text,
           63
64
ĝά
                                        ready => ready_dec
                                );
₫₿
           65
66
\overrightarrow{\{\,\}}
                            -- Clock process definitions
           67 = 68
                           clk_process : PROCESS
BEGIN
Ī
                                Clk <= '0';
WAIT FOR 10 ns;
clk <= '1';
WAIT FOR 10 ns;
軍 16%%
           69
70
71
72
73
74
75
76
77
78
                           END PROCESS;
                           -- Stimulus process
stim_proc: PROCESS
BEGIN
                 =
0
                                 -- Initialization
\mathbb{Z}
           79
80
                                 reset <= '1';
key <= X"0123456789ABCDEF0123456789ABCDEF"; -- Example key
plaintext <= X"00112233445566778899AABBCCDDEEFF"; -- Example plaintext enable <= '0'; WAIT FOR 40 ns;
           81
82
267
268
           83
84
ab/
85
86
87
88
                                reset <= '0';
WAIT FOR 20 ns;
....<u>:</u>
                                 -- Start Encryption
enable <= '1';
WAIT FOR 20 ns;</pre>
           89
90
2
            91
```

```
%
%
                             enable <= '0';
WAIT FOR 100 ns;
         92
          93
         94
95
Ű
                             -- Start Decryption
         96
97
                            enable <= '1';
WAIT FOR 20 ns;
\mathbb{Z}
98
99
                             enable <= '0';
267
268
        100
                             WAIT FOR 100 ns;
        101
ab/
                            -- Check if decrypted text matches original plaintext ASSERT decrypted_text = plaintext REPORT "Decryption failed" SEVERITY failure;
1
        103
104
105
                             WAIT:
                       END PROCESS;
2
        107
                 END behavior;
        109
```



6 Explanation of the Code

6.1 RC6 Encryption VHDL Model Explanation

6.1.1 Library and Use Declarations

- **IEEE**: Standard VHDL library for common definitions and functions.
- STD_LOGIC_1164: Provides the definition for the standard logic type used in digital logic modeling.
- NUMERIC_STD: Includes arithmetic functions for unsigned and signed numbers, facilitating arithmetic operations on binary data.

6.1.2 Entity Definition

- Entity RC6_Encrypt includes several ports :
 - clk (input) : Clock signal for synchronization.
 - reset (input): Reset signal for initializing system states.
 - enable (input) : Starts the encryption process.
 - key (input): 128-bit encryption key.
 - plaintext (input): 128-bit plaintext data (not used in current implementation).
 - ciphertext (output): 128-bit encrypted data output.
 - ready (output): Indicates completion of encryption.

6.1.3 Architecture and Internal Signals

— Internal signals such as rkey, a, b, c, d are used for key manipulation and storing intermediate data during the encryption process.

6.1.4 Process Definition

— Includes logic for reset and encryption operations, triggered on the rising edge of the clock. Uses basic operations such as addition and bitwise exclusive OR for simulating the encryption.



6.2 RC6 Decryption VHDL Model Explanation

6.2.1 Entity Definition

- The entity RC6_Decrypt comprises several ports tailored for the decryption process:
 - clk (input) : Synchronizes the decryption operations.
 - reset (input): Clears all internal states and outputs when activated.
 - enable (input): Activation signal to start the decryption.
 - key (input): 128-bit key input for decryption.
 - ciphertext (input): 128-bit encrypted data to be decrypted.
 - plaintext (output): 128-bit output where the decrypted data is stored.
 - ready (output): Signal to indicate the completion of decryption.

6.2.2 Architecture and Internal Signals

— Internal Signals:

- rkey: A 128-bit vector used for the reversed key operations in decryption.
- a, b, c, d : Registers used to hold intermediate values during the decryption process.

6.2.3 Process Definition

- A process that reacts to the clk and reset signals:
 - **Reset Logic**: Initializes all registers and the **ready** signal to zero when the reset is active.
 - Clock Logic (Rising Edge):
 - If enable is '1', decryption operations are performed using reversed operations from the encryption:
 - d is updated by XORing with the last 32 bits of rkey.
 - c is decremented using the third 32 bits of rkey.
 - b is updated by XORing with the second 32 bits of rkey.
 - a is decremented using the first 32 bits of rkey.
 - The ready signal is set to '1' to indicate that decryption is complete.
 - If enable is '0', the ready signal is reset to '0'.



6.3 RC6 Encryption and Decryption VHDL Testbench

6.3.1 Entity and Architecture

- **Entity**: RC6_Testbench, an empty entity, which is typical for VHDL testbenches that do not need external interfaces.
- Architecture (behavior) : Contains all the test logic.

6.3.2 Signal and Component Declarations

— Signals:

- clk, reset, enable: Control signals for synchronization and operation initiation
- key, plaintext, ciphertext, decrypted_text : Data vectors to hold cryptographic keys, input data, and output data.
- ready_enc, ready_dec : Indicators for the completion of encryption and decryption processes.

— Components:

— RC6_Encrypt and RC6_Decrypt : Encryption and decryption components with respective interfaces for testing.

6.3.3 Unit Under Test (UUT)

 Instances of RC6_Encrypt and RC6_Decrypt are mapped to the respective signals for integration testing.

6.3.4 Test Processes

— Clock Process (clk_process) :

— Generates a continuous clock signal with a period of 20 ns to drive the synchronous operations in the testbench.

— Stimulus Process (stim_proc) :

- Initializes the simulation environment, sets the cryptographic key and plaintext, and controls the timing of encryption and decryption starts.
- Uses assertions to verify that the decrypted text matches the original plaintext, ensuring the correct functionality of both components.



7 Conclusion

In conclusion, the implementation of the RC6 algorithm using VHDL has provided significant insights into the complexities and challenges associated with modern cryptographic systems. Throughout this project, we have successfully designed and simulated an RC6 encryption and decryption module on FPGA, demonstrating the algorithm's effectiveness and efficiency in securing data.

Our work highlighted RC6's potential for high-speed and secure data encryption suitable for hardware implementation. The use of VHDL allowed for precise control over the hardware processes, ensuring that each component of the algorithm was optimally designed to meet the stringent requirements of cryptographic security and performance.

The project not only reinforced the theoretical concepts related to symmetric key cryptography but also provided a practical framework for implementing such algorithms in a real-world scenario. This hands-on experience has been invaluable in understanding the dynamics of cryptographic security in the digital age, particularly in the context of FPGA-based designs.

Future work could explore the integration of this RC6 module into a larger system where multiple cryptographic techniques are employed to enhance security further. Additionally, exploring power optimization and increasing throughput by further refining the VHDL code and FPGA configuration could yield even more robust solutions.

This project has laid a solid foundation for future research and development in the field of cryptography and has opened avenues for the practical application of complex cryptographic algorithms in secure communication and data protection systems.



Table des figures

1	RC6 Cipher	5
2	Encryption and Decryption Process Diagram	6
3	Encryption block diagram	6
4	Decryption block diagram	8
5	Digital circuit block diagram for encryption	10
6	Digital circuit block diagram for decryption	10
7	Finite state machine for input encryption	12
8	Finite state machine for input decryption	13
9	State machine for output encryption	13
10	State machine for output decryption	13
11	Diagram of a Wallace Tree	15
12	Carry Save Adder	16
13	Carry Look Ahead Adder	17
14	Block Diagram for Swapping	18



List of Listings

1	Encryption procedure	8
2	Decryption procedure	0