











Title		
Size A4	Number	Revision
Date:	2019/5/16	Sheet of
File:	E:\iMy board\FPGA_SchDoc	Drawn By:



Title			
Size	Number		Revision
A4			
Date:	2019/5/16		Sheet of
File:	E:\iMy board\PORT.SchDoc		Drawn By:



Title		
Size A4	Number	Revision
Date: 2019/5/16	Sheet of	
File: E:\iMy board\POWER.SchDoc	Drawn By:	