



GC9307C

a-Si TFT LCD Single Chip Driver
240RGBx320 Resolution and 262K color

Datasheet

V1.1

2023-01-06

GENERATION REVISION HISTORY

[illegible]

Galaxycore Incorporation

Galaxycore Inc. reserves the right to change the contents in this document without prior notice

Table of Content

Table of Content.....	3
1. Introduction	6
2. Features.....	7
3. Block Diagram.....	8
3.1. Block diagram.....	8
3.2. Pin Description	9
3.3. PAD coordinates	15
4. Interface setting.....	25
4.1. MCU interfaces.....	25
4.1.1. MCU interface selection	26
4.1.2. 8080-I Series Parallel Interface	27
4.1.3. Write Cycle Sequence.....	28
4.1.4. Read Cycle Sequence	29
4.1.5. 8080- II Series Parallel Interface.....	30
4.1.6. Write Cycle Sequence.....	31
4.1.7. Read Cycle Sequence	32
4.1.8. Serial Interface.....	33
4.1.9. Write Cycle Sequence.....	34
4.1.10. Read Cycle Sequence.....	36
4.1.11. Data Transfer Break and Recovery	38
4.1.12. Data Transfer Pause	40
4.1.13. Serial Interface Pause (3_wire)	41
4.1.14. Parallel Interface Pause	41
4.1.15. Data Transfer Mode.....	41
4.1.16. Data Transfer Method 1.....	42
4.1.17. Data Transfer Method 2.....	42
4.2. RGB Interface.....	43
4.2.1. RGB Interface Selection.....	43
4.2.2. RGB Interface Timing.....	46
4.3. VSYNC Interface	49
4.4. Display Data RAM (DDRAM)	50
4.5. Display Data Format	50
4.5.1. 3-line Serial Interface	50
4.5.2. 4-line Serial Interface	53
4.5.3. 2-data-line mode.....	55
4.5.4. 8-bit Parallel MCU Interface	57
4.5.5. 9-bit Parallel MCU Interface	60
4.5.6. 16-bit Parallel MCU Interface	62
4.5.7. 18-bit Parallel MCU Interface	68
4.5.8. 6-bit Parallel RGB Interface	72
4.5.9. 16-bit Parallel RGB Interface.....	73

4.5.10.	18-bit Parallel RGB Interface	74
5.	Function Description	75
5.1.	Display data GRAM mapping	75
5.2.	Address Counter (AC) of GRAM	75
5.3.	GRAM to display address mapping	78
5.3.1.	Normal display on or partial mode on, vertical scroll off	82
5.3.2.	Vertical scroll display mode	84
5.3.3.	Updating order on display active area in RGB interface mode	87
5.4.	Tearing effect output line	89
5.4.1.	Tearing effect line modes	89
5.4.2.	Tearing effect line timing	90
5.5.	Source driver	91
5.6.	Gate driver	91
5.7.	Scan mode setting	92
5.8.	LCD power generation circuit	93
5.8.1.	Power supply circuit	93
5.8.2.	LCD power generation scheme	94
5.9.	Gamma Correction	95
5.10.	Power Level Definition	98
5.10.1.	Power Levels	98
5.10.2.	Power Flow Chart	99
5.10.3.	Brightness control block	100
5.11.	Input/output pin state	101
5.11.1.	Output pins	101
5.11.2.	Input pins	101
6.	Command	102
6.1.	Command List	102
6.2.	Description of Level 1 Command	108
6.2.1.	Read display identification information (04h)	108
6.2.2.	Read Display Status (09h)	110
6.2.3.	Enter Sleep Mode (10h)	112
6.2.4.	Sleep Out Mode (11h)	114
6.2.5.	Partial Mode ON (12h)	116
6.2.6.	Normal Display Mode ON (13h)	117
6.2.7.	Display Inversion OFF (20h)	118
6.2.8.	Display Inversion ON (21h)	119
6.2.9.	Display OFF (28h)	120
6.2.10.	Display ON (29h)	121
6.2.11.	Column Address Set (2Ah)	122
6.2.12.	Row Address Set (2Bh)	124
6.2.13.	Memory Write (2Ch)	126
6.2.14.	Partial Area (30h)	128
6.2.15.	Vertical Scrolling Definition (33h)	131
6.2.16.	Tearing Effect Line OFF (34h)	135
6.2.17.	Tearing Effect Line ON (35h)	136

6.2.18.	Memory Access Control(36h)	138
6.2.19.	Vertical Scrolling Start Address (37h)	141
6.2.20.	Idle Mode OFF (38h).....	143
6.2.21.	Idle Mode ON (39h).....	144
6.2.22.	COLMOD: Pixel Format Set (3Ah).....	146
6.2.23.	Write Memory Continue (3Ch).....	148
6.2.24.	Set_Tear_Scanline (44h).....	150
6.2.25.	Get_Scanline (45h)	152
6.2.26.	Write Display Brightness (51h)	153
6.2.27.	Write CTRL Display (53h).....	154
6.2.28.	Read ID1 (DAh).....	156
6.2.29.	Read ID2 (DBh).....	158
6.2.30.	Read ID3 (DCh)	160
6.3.	Description of Level 2 Command	162
6.3.1.	RGB Interface Signal Control (B0h)	162
6.3.2.	Blanking Porch Control (B5h).....	164
6.3.3.	Display Function Control (B6h)	167
6.3.4.	Interface Control (F6h).....	170
6.4.	Description of Level 3 Command	172
6.4.1.	Frame Rate (E8h)	172
6.4.2.	SPI 2DATA control(E9h).....	176
6.4.3.	Power Control 1 (C1h)	177
6.4.4.	Power Control 2 (C3h)	178
6.4.5.	Power Control 3 (C4h)	179
6.4.6.	Power Control 4 (C9h)	180
6.4.7.	Power Control 6 (ECh).....	181
6.4.8.	Power Control 7(A7h).....	183
6.4.9.	Inter Register Enable1(FEh)	184
6.4.10.	Inter Register Enable2(EFh).....	185
6.4.11.	SET_GAMMA1 (F0h).....	186
6.4.12.	SET_GAMMA2 (F1h)	188
6.4.13.	SET_GAMMA3 (F2h)	190
6.4.14.	SET_GAMMA4 (F3h)	192
7.	Application	194
8.	Electrical Characteristics	195
8.1.	Absolute Maximum Ratings	195
8.2.	DC Characteristics.....	196
8.3.	Power ON/OFF Sequence	198
8.4.	AC Characteristics	199
8.4.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I)	199
8.4.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II)	201
8.4.3.	Display Serial Interface Timing Characteristics (3-line SPI system).....	203
8.4.4.	Display Serial Interface Timing Characteristics (4-line SPI system).....	205
8.4.5.	Parallel 18/16/6-bit RGB Interface Timing Characteristics	206

1. Introduction

The GC9307C is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

The GC9307C supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI) and 2 lane SPI data transmission. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The GC9307C can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. GC9307C supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9307C an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.


2. Features

- ◆ No need for external electronic component
- ◆ Display resolution: [240xRGB](H) x 320(V)
- ◆ Output:
 - 720 source outputs
 - 320 gate outputs
- ◆ a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- ◆ System Interface
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-I /8080-II series MCU
 - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - 8-bits, 9-bits Serial Peripheral Interface (SPI) and 2 data lane SPI
- ◆ Display mode:
 - Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - Reduce color mode (Idle mode ON): 8-color
- ◆ Power saving mode:
 - Sleep mode
- ◆ On chip functions:
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Dot/column inversion
- ◆ Low -power consumption architecture
 - Low operating power supplies:
 - IOVCC = 1.65V ~ 3.3V (logic)
 - VCI = 2.5V ~ 3.3V (analog)
- ◆ LCD Voltage drive:
 - Source/Gamma power supply voltage
 - AVDD - GND = 6.5V ~7.5V
 - AVEE - GND = -5.5V ~ -4.5V
 - VCL - GND = -3.0V ~ -1.5V
 - Gate driver output voltage
 - VGH - GND = 10.0V ~ 12.0V
 - VGL - GND = -11.0V ~ -9.0V
 - VGH - VGL \leq 23V
- ◆ Operate temperature range: -40°C to 80°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only

3. Block Diagram

3.1. Block diagram

Figure1



3.2. Pin Description

Table 1.

Power Supply Pins			
Pin Name	I/O	Type	Descriptions
IOVCC	I	Digital Power	Low voltage power supply for interface logic circuits(1.65~3.3V)
VCI	I	Analog Power	High voltage power supply for analog circuit blocks(2.5~3.3V)
VCORE	O	Digital Power	Regulated Low voltage level for interface circuits Don't apply any external power to this pad
VSSA	I	Analog Ground	System ground level for analog circuit blocks Connect to VSSA on the FPC to prevent noise.
VSSC	I	Digital Ground	System ground level for Digital circuit blocks Connect to VSSC on the FPC to prevent noise.

Table 2

Interface Logic Signals									
Pin Name	I/O	Type	Descriptions						
IM[3:0]	I	(IOVCC/GND)	-Select the MCU interface mode						
			IM 3	IM 2	IM 1	IM0	MCU-Interface	Pins in use	
								Register	GRAM
			0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0]
			0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0]
			0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0]
			0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0]
			0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT	
							2 data line serial interface I	SDA: In/OUT WRX(D/CX):IN	
			0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/OUT	
			0	1	0	0	3wires 24-bit data serial interface (ID0)	SDI, SDO, SCL, CSX	
			0	1	1	1	3wires 24-bit data serial interface (ID1)	SDI, SDO, SCL, CSX	
			1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1]
			1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10]
			1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0]
			1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	D[17:9]
			1	1	0	1	3-wire 9-bit data serial interface II	SDI:In SDO:Out	
			1	1	1	0	4-wire 8-bit data serial interface II	SDI:In SDO:Out	
			MPU Parallel interface bus and serial interface select If use RGB Interface must select serial interface. *:Fix this pin at IOVCC or GND.						
			RESX	I	MCU (IOVCC/GND)	This signal will reset the device and must be applied to properly initialize the chip.			

			Signal is active low.
CSX	I	MCU (IOVCC/GND)	Chip select input pin("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only.
D/CX (SCL)	I	MCU (IOVCC/ GND)	This pin is used to select "Data or Command" in the parallel interface When DCX='1', data is selected. When DCX='0', command is selected. This pin is used serial interface clock in 3-wire 9-bit/3-wire 24-bit / 4-wire 8-bit serial data interface. If not used, this pin should be connected to IOVCC or GND.
RDX	I	MCU (IOVCC/ GND)	8080-I/8080-II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to IOVCC level when not in use
WRX (D/CX)	I	MCU (IOVCC/ GND)	8080-I/8080-II system (WRX): Serves as a write signal and writes data at the rising edge. 4-line system (D/CX): Serves as command or parameter select. 2 lane mode serial interface: Serves as the second SDA Fix to IOVCC level when not in use.
D[17:0]	I/O	MCU (IOVCC/ GND)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode Fix to VSS level when not in use
SDI/SD A	I/O	MCU (IOVCC/ GND)	When IM[3]:Low, Serial in/out signal in 3-wire 9-bit/4-wire 8-bit serial data interface. When IM[3]:High, Serial input signal in 3-wire 9-bit/4-wire 8-bit serial data interface. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at IOVCC or GND.
SDO	O	MCU (IOVCC/GND)	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin
TE	O	MCU (IOVCC/ GND)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.
DOTCL K	I	MCU (IOVCC/GND)	Dot clock signal for RGB interface operation. Fix to IOVCC or VSSC level when not in use.
VSNC	I	MCU (IOVCC/GND)	Frame synchronizing signal for RGB interface operation. Fix to IOVCC or VSSC level when not in use.
HSNC	I	MCU (IOVCC/ GND)	Line synchronizing signal for RGB interface operation. Fix to IOVCC or VSSC level when not in use.
DE	I	MCU (IOVCC/ GND)	Data enable signal for RGB interface operation. Fix to IOVCC or GND level when not in use.

Note:

1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
2. When CSX='1', there is no influence to the parallel and serial interface.

Table 3

LCD Driver Input/Output Pins			
Pin Name	I/O	Type	Descriptions
S720~S1	O	Source	Source output signals.. Leave the pin to open when not in use.
G320~G1	O	Gate	Gate output signals.. Leave the pin to open when not in use.
VRDD	O	Power	Power supply for AVDD
VREE	O	Power	Power supply for AVEE
VRCL	O	Power	Power supply for VCL.
AVDD	O	Power	Output voltage of 1 st step up circuit(3*VRDD).Input voltage to 2 nd step up circuit. Generated power output pad for source driver block.
AVEE	O	Power	Output voltage of 1 st step up circuit(-2*VREE).Input voltage to 2 nd step up circuit. Generated power output pad for source driver block.
VGH	O	Power	Power supply for the gate driver(Positive).
VGL	O	Power	Power supply for the gate driver(Negative).
VCL	O	Power	Power supply for VGH and VGL. VCL=0~-VCL
VREG1A	O	Ref	internal generated stable power for source driver unit VREG1A is the highest positive grayscale reference voltage of source driver
VREG1B	O	Ref	internal generated stable power for source driver unit VREG1B is the lowest positive grayscale reference voltage of source driver
VREG2A	O	Ref	internal generated stable power for source driver unit VREG2A is the highest negative grayscale reference voltage of source driver
VREG2B	O	Ref	internal generated stable power for source driver unit VREG2B is the highest negative grayscale reference voltage of source driver
LEDPWM	O	Dig IO	Output pin for PWM(Pulse width Modulation) signal of LED driving. If not used,open this pad.

Table 4

Test Pins			
Pin Name	I/O	Type	Descriptions
DUMMY	-	Open	Input pads used only for test purpose at IC-side. During normal operation ,leave these pads open.

Liquid crystal power supply specifications Table**Table 5**

No.	Item		Description
1	TFT Source Driver		720 pins (240*RGB)
2	TFT Gate Driver		320 pins
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
4	Liquid Crystal Drive Output	S1~S720	V0~V63 grayscales
		G1~G320	VGH-VGL
5	Input Voltage	IOVCC	1.65~3.30V
		VCI	2.50~3.30V
6	Liquid Crystal Drive Voltages	AVDD	6.5~7.5V
		AVEE	-5.5V~-4.5V
		VGH	10.0~12.0V
		VGL	-11.0~-9.0V
		VCL	-3.0~-1.5V
		VGH-VGL	Max.23.0V
7	Internal Step-up Circuits	AVDD	VCI*3
		AVEE	VCI*-2
		VGH	VCI*5
		VGL	VCI*-5
		VCL	VCI*-1

3.3. PAD coordinates

No.	Pad	X	Y
1	DUMMY1	-7292.	-250.
2	DUMMY2	-7232.	-250.
3	VCOM	-7172.	-250.
4	VCOM	-7112.5	-250.
5	VCOM	-7052.	-250.
6	VCOM	-6992.	-250.
7	VCOM	-6932.	-250.
8	VCOM	-6872.	-250.
9	VCOM	-6812.	-250.
10	VCOM	-6752.	-250.
11	DUMMY	-6692.	-250.
12	VGH	-6632.	-250.
13	VGH	-6572.	-250.
14	VGL	-6512.	-250.
15	VGL	-6452.	-250.
16	VCL	-6392.	-250.
17	VCL	-6332.	-250.
18	DUMMY	-6272.	-250.
19	DUMMY	-6212.	-250.
20	DUMMY	-6152.	-250.
21	DUMMY	-6092.	-250.
22	AVDD	-6032.	-250.
23	AVDD	-5972.	-250.
24	AVDD	-5912.	-250.
25	DUMMY	-5852.	-250.
26	VGL	-5792.	-250.
27	VGL	-5732.	-250.
28	VGL	-5672.	-250.
29	VGL	-5612.	-250.
30	VGL	-5552.	-250.
31	VGL	-5492.	-250.
32	BVDD	-5432.	-250.
33	DUMMY	-5372.	-250.
34	DUMMY	-5312.	-250.
35	DUMMY	-5252.	-250.
36	DUMMY	-5192.	-250.
37	DUMMY	-5132.	-250.
38	DUMMY	-5072.	-250.
39	VDDSF	-5012.	-250.
40	DUMMY	-4952.	-250.
41	DUMMY	-4892.	-250.
42	DUMMY	-4832.	-250.
43	DUMMY	-4772.	-250.
44	DUMMY	-4712.	-250.
45	DUMMY	-4652.	-250.
46	DUMMY	-4592.	-250.
47	DUMMY	-4532.	-250.
48	DUMMY	-4472.	-250.
49	DUMMY	-4412.	-250.
50	DUMMY	-4352.	-250.

No.	Pad	X	Y
51	DUMMY	-4292.	-250.
52	REF TES	-4232.	-250.
53	VRDD	-4172.	-250.
54	VRDD	-4112.5	-250.
55	VRDD	-4052.	-250.
56	VRDD	-3992.	-250.
57	VRDD	-3932.	-250.
58	VRDD	-3872.	-250.
59	VRDD	-3812.	-250.
60	DVDD	-3752.	-250.
61	DVDD	-3692.	-250.
62	DVDD	-3632.	-250.
63	DVDD	-3572.	-250.
64	DVDD	-3512.	-250.
65	DVDD	-3452.	-250.
66	DVDD	-3392.	-250.
67	VSSB	-3332.	-250.
68	VSSB	-3272.	-250.
69	VSSB	-3212.	-250.
70	VSSB	-3152.	-250.
71	VSSB	-3092.	-250.
72	VSSB	-3032.	-250.
73	VSSB	-2972.	-250.
74	VDDB	-2912.	-250.
75	VDDB	-2852.	-250.
76	VDDB	-2792.	-250.
77	VDDB	-2732.	-250.
78	VDDB	-2672.	-250.
79	VDDB	-2612.	-250.
80	VDDB	-2552.	-250.
81	VDDB	-2492.	-250.
82	VSSR	-2432.	-250.
83	VSSR	-2372.	-250.
84	VSSR	-2312.	-250.
85	VSSR	-2252.	-250.
86	VSSR	-2192.	-250.
87	VSSR	-2132.	-250.
88	VSSR	-2072.	-250.
89	VSSR	-2012.	-250.
90	VSSR	-1952.	-250.
91	VSSB	-1892.	-250.
92	VSSB	-1832.	-250.
93	VSSB	-1772.	-250.
94	VSSB	-1712.	-250.
95	VSSB	-1652.	-250.
96	VSSB	-1592.	-250.
97	VSSB	-1532.	-250.
98	VSSB	-1472.	-250.
99	VSSB	-1412.	-250.
100	VSSB	-1352.	-250.

No.	Pad	X	Y
101	VSSB	-1292.	-250.
102	VSSB	-1232.	-250.
103	VSSB	-1172.5	-250.
104	VSSB	-1112.5	-250.
105	VSSB	-1052.	-250.
106	DUMMY	-992.5	-250.
107	VSSB	-932.5	-250.
108	VSSB	-872.5	-250.
109	DUMMY	-812.5	-250.
110	IM<3>	-752.5	-250.
111	IM<2>	-692.5	-250.
112	IM<1>	-632.5	-250.
113	IM<0>	-572.5	-250.
114	RESX	-512.5	-250.
115	CSX	-452.5	-250.
116	DCX	-392.5	-250.
117	WRX	-332.5	-250.
118	RDX	-272.5	-250.
119	DUMMY	-212.5	-250.
120	VSYNC	-152.5	-250.
121	HSYNC	-92.5	-250.
122	ENABL	-32.5	-250.
123	DOTCLK	27.5	-250.
124	DUMMY	87.5	-250.
125	SDA	160	-250.
126	DB<0>	245	-250.
127	DB<1>	330	-250.
128	DB<2>	415	-250.
129	DB<3>	500	-250.
130	DUMMY	572.5	-250.
131	DB<4>	645	-250.
132	DB<5>	730	-250.
133	DB<6>	815	-250.
134	DB<7>	900	-250.
135	DUMMY	972.5	-250.
136	DB<8>	1045	-250.
137	DB<9>	1130	-250.
138	DB<10>	1215	-250.
139	DB<11>	1300	-250.
140	OSC TES	1372.5	-250.
141	DB<12>	1445	-250.
142	DB<13>	1530	-250.
143	DB<14>	1615	-250.
144	DB<15>	1700	-250.
145	DUMMY	1772.5	-250.
146	DB<16>	1845	-250.
147	DB<17>	1930	-250.
148	OSC IN	2002.5	-250.
149	TE	2075	-250.
150	SDO	2160	-250.

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
151	BC	2245	-250.5	201	AVEE	5432.5	-250.5	251	G<32>	7147	239.5
152	VPP	2330	-250.5	202	AVEE	5492.5	-250.5	252	G<34>	7133	108.5
153	DUMMY	2402.5	-250.5	203	AVEE	5552.5	-250.5	253	G<36>	7119	239.5
154	DUMMY	2462.5	-250.5	204	AVEE	5612.5	-250.5	254	G<38>	7105	108.5
155	DUMMY	2535	-250.5	205	AVEE	5672.5	-250.5	255	G<40>	7091	239.5
156	DUMMY	2620	-250.5	206	VSSB	5732.5	-250.5	256	G<42>	7077	108.5
157	DUMMY	2705	-250.5	207	VSSB	5792.5	-250.5	257	G<44>	7063	239.5
158	DUMMY	2790	-250.5	208	VSSB	5852.5	-250.5	258	G<46>	7049	108.5
159	DUMMY	2875	-250.5	209	VSSB	5912.5	-250.5	259	G<48>	7035	239.5
160	DUMMY	2960	-250.5	210	VSSB	5972.5	-250.5	260	G<50>	7021	108.5
161	DUMMY	3032.5	-250.5	211	VSSB	6032.5	-250.5	261	G<52>	7007	239.5
162	VDDI	3092.5	-250.5	212	VSSB	6092.5	-250.5	262	G<54>	6993	108.5
163	VDDI	3152.5	-250.5	213	VSSB	6152.5	-250.5	263	G<56>	6979	239.5
164	VDDI	3212.5	-250.5	214	GVDDN	6212.5	-250.5	264	G<58>	6965	108.5
165	VDDI	3272.5	-250.5	215	GVDDN	6272.5	-250.5	265	G<60>	6951	239.5
166	VDDI	3332.5	-250.5	216	GVDDN	6332.5	-250.5	266	G<62>	6937	108.5
167	VDDI	3392.5	-250.5	217	GVDDN	6392.5	-250.5	267	G<64>	6923	239.5
168	VDDI	3452.5	-250.5	218	GVDDN	6452.5	-250.5	268	G<66>	6909	108.5
169	DUMMY	3512.5	-250.5	219	GVDDN	6512.5	-250.5	269	G<68>	6895	239.5
170	DUMMY	3572.5	-250.5	220	GVDDN	6572.5	-250.5	270	G<70>	6881	108.5
171	DUMMY	3632.5	-250.5	221	GVDDN	6632.5	-250.5	271	G<72>	6867	239.5
172	DUMMY	3692.5	-250.5	222	GVDDN	6692.5	-250.5	272	G<74>	6853	108.5
173	DUMMY	3752.5	-250.5	223	VCOM	6752.5	-250.5	273	G<76>	6839	239.5
174	DUMMY	3812.5	-250.5	224	VCOM	6812.5	-250.5	274	G<78>	6825	108.5
175	DUMMY	3872.5	-250.5	225	VCOM	6872.5	-250.5	275	G<80>	6811	239.5
176	DUMMY	3932.5	-250.5	226	VCOM	6932.5	-250.5	276	G<82>	6797	108.5
177	DUMMY	3992.5	-250.5	227	VCOM	6992.5	-250.5	277	G<84>	6783	239.5
178	DUMMY	4052.5	-250.5	228	VCOM	7052.5	-250.5	278	G<86>	6769	108.5
179	DUMMY	4112.5	-250.5	229	VCOM	7112.5	-250.5	279	G<88>	6755	239.5
180	DUMMY	4172.5	-250.5	230	VCOM	7172.5	-250.5	280	G<90>	6741	108.5
181	DUMMY	4232.5	-250.5	231	DUMMY	7232.5	-250.5	281	G<92>	6727	239.5
182	DUMMY	4292.5	-250.5	232	VREE	7292.5	-250.5	282	G<94>	6713	108.5
183	VREG1A	4352.5	-250.5	233	DUMMY	7399	233	283	G<96>	6699	239.5
184	GVDDP	4412.5	-250.5	234	DUMMY	7385	108.5	284	G<98>	6685	108.5
185	GVDDP	4472.5	-250.5	235	DUMMY	7371	239.5	285	G<100>	6671	239.5
186	GVDDP	4532.5	-250.5	236	G<2>	7357	108.5	286	G<102>	6657	108.5
187	GVDDP	4592.5	-250.5	237	G<4>	7343	239.5	287	G<104>	6643	239.5
188	DUMMY	4652.5	-250.5	238	G<6>	7329	108.5	288	G<106>	6629	108.5
189	DUMMY	4712.5	-250.5	239	G<8>	7315	239.5	289	G<108>	6615	239.5
190	DUMMY	4772.5	-250.5	240	G<10>	7301	108.5	290	G<110>	6601	108.5
191	DUMMY	4832.5	-250.5	241	G<12>	7287	239.5	291	G<112>	6587	239.5
192	DUMMY	4892.5	-250.5	242	G<14>	7273	108.5	292	G<114>	6573	108.5
193	VREG VREF	4952.5	-250.5	243	G<16>	7259	239.5	293	G<116>	6559	239.5
194	DUMMY	5012.5	-250.5	244	G<18>	7245	108.5	294	G<118>	6545	108.5
195	DUMMY	5072.5	-250.5	245	G<20>	7231	239.5	295	G<120>	6531	239.5
196	DUMMY	5132.5	-250.5	246	G<22>	7217	108.5	296	G<122>	6517	108.5
197	DUMMY	5192.5	-250.5	247	G<24>	7203	239.5	297	G<124>	6503	239.5
198	AVEE	5252.5	-250.5	248	G<26>	7189	108.5	298	G<126>	6489	108.5
199	AVEE	5312.5	-250.5	249	G<28>	7175	239.5	299	G<128>	6475	239.5
200	AVEE	5372.5	-250.5	250	G<30>	7161	108.5	300	G<130>	6461	108.5

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
301	G<132>	6447	239.5	351	G<232>	5747	239.5	401	S<715>	5005	239.5
302	G<134>	6433	108.5	352	G<234>	5733	108.5	402	S<714>	4991	108.5
303	G<136>	6419	239.5	353	G<236>	5719	239.5	403	S<713>	4977	239.5
304	G<138>	6405	108.5	354	G<238>	5705	108.5	404	S<712>	4963	108.5
305	G<140>	6391	239.5	355	G<240>	5691	239.5	405	S<711>	4949	239.5
306	G<142>	6377	108.5	356	G<242>	5677	108.5	406	S<710>	4935	108.5
307	G<144>	6363	239.5	357	G<244>	5663	239.5	407	S<709>	4921	239.5
308	G<146>	6349	108.5	358	G<246>	5649	108.5	408	S<708>	4907	108.5
309	G<148>	6335	239.5	359	G<248>	5635	239.5	409	S<707>	4893	239.5
310	G<150>	6321	108.5	360	G<250>	5621	108.5	410	S<706>	4879	108.5
311	G<152>	6307	239.5	361	G<252>	5607	239.5	411	S<705>	4865	239.5
312	G<154>	6293	108.5	362	G<254>	5593	108.5	412	S<704>	4851	108.5
313	G<156>	6279	239.5	363	G<256>	5579	239.5	413	S<703>	4837	239.5
314	G<158>	6265	108.5	364	G<258>	5565	108.5	414	S<702>	4823	108.5
315	G<160>	6251	239.5	365	G<260>	5551	239.5	415	S<701>	4809	239.5
316	G<162>	6237	108.5	366	G<262>	5537	108.5	416	S<700>	4795	108.5
317	G<164>	6223	239.5	367	G<264>	5523	239.5	417	S<699>	4781	239.5
318	G<166>	6209	108.5	368	G<266>	5509	108.5	418	S<698>	4767	108.5
319	G<168>	6195	239.5	369	G<268>	5495	239.5	419	S<697>	4753	239.5
320	G<170>	6181	108.5	370	G<270>	5481	108.5	420	S<696>	4739	108.5
321	G<172>	6167	239.5	371	G<272>	5467	239.5	421	S<695>	4725	239.5
322	G<174>	6153	108.5	372	G<274>	5453	108.5	422	S<694>	4711	108.5
323	G<176>	6139	239.5	373	G<276>	5439	239.5	423	S<693>	4697	239.5
324	G<178>	6125	108.5	374	G<278>	5425	108.5	424	S<692>	4683	108.5
325	G<180>	6111	239.5	375	G<280>	5411	239.5	425	S<691>	4669	239.5
326	G<182>	6097	108.5	376	G<282>	5397	108.5	426	S<690>	4655	108.5
327	G<184>	6083	239.5	377	G<284>	5383	239.5	427	S<689>	4641	239.5
328	G<186>	6069	108.5	378	G<286>	5369	108.5	428	S<688>	4627	108.5
329	G<188>	6055	239.5	379	G<288>	5355	239.5	429	S<687>	4613	239.5
330	G<190>	6041	108.5	380	G<290>	5341	108.5	430	S<686>	4599	108.5
331	G<192>	6027	239.5	381	G<292>	5327	239.5	431	S<685>	4585	239.5
332	G<194>	6013	108.5	382	G<294>	5313	108.5	432	S<684>	4571	108.5
333	G<196>	5999	239.5	383	G<296>	5299	239.5	433	S<683>	4557	239.5
334	G<198>	5985	108.5	384	G<298>	5285	108.5	434	S<682>	4543	108.5
335	G<200>	5971	239.5	385	G<300>	5271	239.5	435	S<681>	4529	239.5
336	G<202>	5957	108.5	386	G<302>	5257	108.5	436	S<680>	4515	108.5
337	G<204>	5943	239.5	387	G<304>	5243	239.5	437	S<679>	4501	239.5
338	G<206>	5929	108.5	388	G<306>	5229	108.5	438	S<678>	4487	108.5
339	G<208>	5915	239.5	389	G<308>	5215	239.5	439	S<677>	4473	239.5
340	G<210>	5901	108.5	390	G<310>	5201	108.5	440	S<676>	4459	108.5
341	G<212>	5887	239.5	391	G<312>	5187	239.5	441	S<675>	4445	239.5
342	G<214>	5873	108.5	392	G<314>	5173	108.5	442	S<674>	4431	108.5
343	G<216>	5859	239.5	393	G<316>	5159	239.5	443	S<673>	4417	239.5
344	G<218>	5845	108.5	394	G<318>	5145	108.5	444	S<672>	4403	108.5
345	G<220>	5831	239.5	395	G<320>	5131	239.5	445	S<671>	4389	239.5
346	G<222>	5817	108.5	396	S<720>	5075	108.5	446	S<670>	4375	108.5
347	G<224>	5803	239.5	397	S<719>	5061	239.5	447	S<669>	4361	239.5
348	G<226>	5789	108.5	398	S<718>	5047	108.5	448	S<668>	4347	108.5
349	G<228>	5775	239.5	399	S<717>	5033	239.5	449	S<667>	4333	239.5
350	G<230>	5761	108.5	400	S<716>	5019	108.5	450	S<666>	4319	108.5

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
451	S<665>	4305	239.5	501	S<615>	3605	239.5	551	S<565>	2905	239.5
452	S<664>	4291	108.5	502	S<614>	3591	108.5	552	S<564>	2891	108.5
453	S<663>	4277	239.5	503	S<613>	3577	239.5	553	S<563>	2877	239.5
454	S<662>	4263	108.5	504	S<612>	3563	108.5	554	S<562>	2863	108.5
455	S<661>	4249	239.5	505	S<611>	3549	239.5	555	S<561>	2849	239.5
456	S<660>	4235	108.5	506	S<610>	3535	108.5	556	S<560>	2835	108.5
457	S<659>	4221	239.5	507	S<609>	3521	239.5	557	S<559>	2821	239.5
458	S<658>	4207	108.5	508	S<608>	3507	108.5	558	S<558>	2807	108.5
459	S<657>	4193	239.5	509	S<607>	3493	239.5	559	S<557>	2793	239.5
460	S<656>	4179	108.5	510	S<606>	3479	108.5	560	S<556>	2779	108.5
461	S<655>	4165	239.5	511	S<605>	3465	239.5	561	S<555>	2765	239.5
462	S<654>	4151	108.5	512	S<604>	3451	108.5	562	S<554>	2751	108.5
463	S<653>	4137	239.5	513	S<603>	3437	239.5	563	S<553>	2737	239.5
464	S<652>	4123	108.5	514	S<602>	3423	108.5	564	S<552>	2723	108.5
465	S<651>	4109	239.5	515	S<601>	3409	239.5	565	S<551>	2709	239.5
466	S<650>	4095	108.5	516	S<600>	3395	108.5	566	S<550>	2695	108.5
467	S<649>	4081	239.5	517	S<599>	3381	239.5	567	S<549>	2681	239.5
468	S<648>	4067	108.5	518	S<598>	3367	108.5	568	S<548>	2667	108.5
469	S<647>	4053	239.5	519	S<597>	3353	239.5	569	S<547>	2653	239.5
470	S<646>	4039	108.5	520	S<596>	3339	108.5	570	S<546>	2639	108.5
471	S<645>	4025	239.5	521	S<595>	3325	239.5	571	S<545>	2625	239.5
472	S<644>	4011	108.5	522	S<594>	3311	108.5	572	S<544>	2611	108.5
473	S<643>	3997	239.5	523	S<593>	3297	239.5	573	S<543>	2597	239.5
474	S<642>	3983	108.5	524	S<592>	3283	108.5	574	S<542>	2583	108.5
475	S<641>	3969	239.5	525	S<591>	3269	239.5	575	S<541>	2569	239.5
476	S<640>	3955	108.5	526	S<590>	3255	108.5	576	S<540>	2555	108.5
477	S<639>	3941	239.5	527	S<589>	3241	239.5	577	S<539>	2541	239.5
478	S<638>	3927	108.5	528	S<588>	3227	108.5	578	S<538>	2527	108.5
479	S<637>	3913	239.5	529	S<587>	3213	239.5	579	S<537>	2513	239.5
480	S<636>	3899	108.5	530	S<586>	3199	108.5	580	S<536>	2499	108.5
481	S<635>	3885	239.5	531	S<585>	3185	239.5	581	S<535>	2485	239.5
482	S<634>	3871	108.5	532	S<584>	3171	108.5	582	S<534>	2471	108.5
483	S<633>	3857	239.5	533	S<583>	3157	239.5	583	S<533>	2457	239.5
484	S<632>	3843	108.5	534	S<582>	3143	108.5	584	S<532>	2443	108.5
485	S<631>	3829	239.5	535	S<581>	3129	239.5	585	S<531>	2429	239.5
486	S<630>	3815	108.5	536	S<580>	3115	108.5	586	S<530>	2415	108.5
487	S<629>	3801	239.5	537	S<579>	3101	239.5	587	S<529>	2401	239.5
488	S<628>	3787	108.5	538	S<578>	3087	108.5	588	S<528>	2387	108.5
489	S<627>	3773	239.5	539	S<577>	3073	239.5	589	S<527>	2373	239.5
490	S<626>	3759	108.5	540	S<576>	3059	108.5	590	S<526>	2359	108.5
491	S<625>	3745	239.5	541	S<575>	3045	239.5	591	S<525>	2345	239.5
492	S<624>	3731	108.5	542	S<574>	3031	108.5	592	S<524>	2331	108.5
493	S<623>	3717	239.5	543	S<573>	3017	239.5	593	S<523>	2317	239.5
494	S<622>	3703	108.5	544	S<572>	3003	108.5	594	S<522>	2303	108.5
495	S<621>	3689	239.5	545	S<571>	2989	239.5	595	S<521>	2289	239.5
496	S<620>	3675	108.5	546	S<570>	2975	108.5	596	S<520>	2275	108.5
497	S<619>	3661	239.5	547	S<569>	2961	239.5	597	S<519>	2261	239.5
498	S<618>	3647	108.5	548	S<568>	2947	108.5	598	S<518>	2247	108.5
499	S<617>	3633	239.5	549	S<567>	2933	239.5	599	S<517>	2233	239.5
500	S<616>	3619	108.5	550	S<566>	2919	108.5	600	S<516>	2219	108.5

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
601	S<515>	2205	239.5	651	S<465>	1505	239.5	701	S<415>	805	239.5
602	S<514>	2191	108.5	652	S<464>	1491	108.5	702	S<414>	791	108.5
603	S<513>	2177	239.5	653	S<463>	1477	239.5	703	S<413>	777	239.5
604	S<512>	2163	108.5	654	S<462>	1463	108.5	704	S<412>	763	108.5
605	S<511>	2149	239.5	655	S<461>	1449	239.5	705	S<411>	749	239.5
606	S<510>	2135	108.5	656	S<460>	1435	108.5	706	S<410>	735	108.5
607	S<509>	2121	239.5	657	S<459>	1421	239.5	707	S<409>	721	239.5
608	S<508>	2107	108.5	658	S<458>	1407	108.5	708	S<408>	707	108.5
609	S<507>	2093	239.5	659	S<457>	1393	239.5	709	S<407>	693	239.5
610	S<506>	2079	108.5	660	S<456>	1379	108.5	710	S<406>	679	108.5
611	S<505>	2065	239.5	661	S<455>	1365	239.5	711	S<405>	665	239.5
612	S<504>	2051	108.5	662	S<454>	1351	108.5	712	S<404>	651	108.5
613	S<503>	2037	239.5	663	S<453>	1337	239.5	713	S<403>	637	239.5
614	S<502>	2023	108.5	664	S<452>	1323	108.5	714	S<402>	623	108.5
615	S<501>	2009	239.5	665	S<451>	1309	239.5	715	S<401>	609	239.5
616	S<500>	1995	108.5	666	S<450>	1295	108.5	716	S<400>	595	108.5
617	S<499>	1981	239.5	667	S<449>	1281	239.5	717	S<399>	581	239.5
618	S<498>	1967	108.5	668	S<448>	1267	108.5	718	S<398>	567	108.5
619	S<497>	1953	239.5	669	S<447>	1253	239.5	719	S<397>	553	239.5
620	S<496>	1939	108.5	670	S<446>	1239	108.5	720	S<396>	539	108.5
621	S<495>	1925	239.5	671	S<445>	1225	239.5	721	S<395>	525	239.5
622	S<494>	1911	108.5	672	S<444>	1211	108.5	722	S<394>	511	108.5
623	S<493>	1897	239.5	673	S<443>	1197	239.5	723	S<393>	497	239.5
624	S<492>	1883	108.5	674	S<442>	1183	108.5	724	S<392>	483	108.5
625	S<491>	1869	239.5	675	S<441>	1169	239.5	725	S<391>	469	239.5
626	S<490>	1855	108.5	676	S<440>	1155	108.5	726	S<390>	455	108.5
627	S<489>	1841	239.5	677	S<439>	1141	239.5	727	S<389>	441	239.5
628	S<488>	1827	108.5	678	S<438>	1127	108.5	728	S<388>	427	108.5
629	S<487>	1813	239.5	679	S<437>	1113	239.5	729	S<387>	413	239.5
630	S<486>	1799	108.5	680	S<436>	1099	108.5	730	S<386>	399	108.5
631	S<485>	1785	239.5	681	S<435>	1085	239.5	731	S<385>	385	239.5
632	S<484>	1771	108.5	682	S<434>	1071	108.5	732	S<384>	371	108.5
633	S<483>	1757	239.5	683	S<433>	1057	239.5	733	S<383>	357	239.5
634	S<482>	1743	108.5	684	S<432>	1043	108.5	734	S<382>	343	108.5
635	S<481>	1729	239.5	685	S<431>	1029	239.5	735	S<381>	329	239.5
636	S<480>	1715	108.5	686	S<430>	1015	108.5	736	S<380>	315	108.5
637	S<479>	1701	239.5	687	S<429>	1001	239.5	737	S<379>	301	239.5
638	S<478>	1687	108.5	688	S<428>	987	108.5	738	S<378>	287	108.5
639	S<477>	1673	239.5	689	S<427>	973	239.5	739	S<377>	273	239.5
640	S<476>	1659	108.5	690	S<426>	959	108.5	740	S<376>	259	108.5
641	S<475>	1645	239.5	691	S<425>	945	239.5	741	S<375>	245	239.5
642	S<474>	1631	108.5	692	S<424>	931	108.5	742	S<374>	231	108.5
643	S<473>	1617	239.5	693	S<423>	917	239.5	743	S<373>	217	239.5
644	S<472>	1603	108.5	694	S<422>	903	108.5	744	S<372>	203	108.5
645	S<471>	1589	239.5	695	S<421>	889	239.5	745	S<371>	189	239.5
646	S<470>	1575	108.5	696	S<420>	875	108.5	746	S<370>	175	108.5
647	S<469>	1561	239.5	697	S<419>	861	239.5	747	S<369>	161	239.5
648	S<468>	1547	108.5	698	S<418>	847	108.5	748	S<368>	147	108.5
649	S<467>	1533	239.5	699	S<417>	833	239.5	749	S<367>	133	239.5
650	S<466>	1519	108.5	700	S<416>	819	108.5	750	S<366>	119	108.5

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
751	S<365>	105	239.5	801	S<315>	-679	239.5	851	S<265>	-1379	239.5
752	S<364>	91	108.5	802	S<314>	-693	108.5	852	S<264>	-1393	108.5
753	S<363>	77	239.5	803	S<313>	-707	239.5	853	S<263>	-1407	239.5
754	S<362>	63	108.5	804	S<312>	-721	108.5	854	S<262>	-1421	108.5
755	S<361>	49	239.5	805	S<311>	-735	239.5	855	S<261>	-1435	239.5
756	S<360>	-49	108.5	806	S<310>	-749	108.5	856	S<260>	-1449	108.5
757	S<359>	-63	239.5	807	S<309>	-763	239.5	857	S<259>	-1463	239.5
758	S<358>	-77	108.5	808	S<308>	-777	108.5	858	S<258>	-1477	108.5
759	S<357>	-91	239.5	809	S<307>	-791	239.5	859	S<257>	-1491	239.5
760	S<356>	-105	108.5	810	S<306>	-805	108.5	860	S<256>	-1505	108.5
761	S<355>	-119	239.5	811	S<305>	-819	239.5	861	S<255>	-1519	239.5
762	S<354>	-133	108.5	812	S<304>	-833	108.5	862	S<254>	-1533	108.5
763	S<353>	-147	239.5	813	S<303>	-847	239.5	863	S<253>	-1547	239.5
764	S<352>	-161	108.5	814	S<302>	-861	108.5	864	S<252>	-1561	108.5
765	S<351>	-175	239.5	815	S<301>	-875	239.5	865	S<251>	-1575	239.5
766	S<350>	-189	108.5	816	S<300>	-889	108.5	866	S<250>	-1589	108.5
767	S<349>	-203	239.5	817	S<299>	-903	239.5	867	S<249>	-1603	239.5
768	S<348>	-217	108.5	818	S<298>	-917	108.5	868	S<248>	-1617	108.5
769	S<347>	-231	239.5	819	S<297>	-931	239.5	869	S<247>	-1631	239.5
770	S<346>	-245	108.5	820	S<296>	-945	108.5	870	S<246>	-1645	108.5
771	S<345>	-259	239.5	821	S<295>	-959	239.5	871	S<245>	-1659	239.5
772	S<344>	-273	108.5	822	S<294>	-973	108.5	872	S<244>	-1673	108.5
773	S<343>	-287	239.5	823	S<293>	-987	239.5	873	S<243>	-1687	239.5
774	S<342>	-301	108.5	824	S<292>	-1001	108.5	874	S<242>	-1701	108.5
775	S<341>	-315	239.5	825	S<291>	-1015	239.5	875	S<241>	-1715	239.5
776	S<340>	-329	108.5	826	S<290>	-1029	108.5	876	S<240>	-1729	108.5
777	S<339>	-343	239.5	827	S<289>	-1043	239.5	877	S<239>	-1743	239.5
778	S<338>	-357	108.5	828	S<288>	-1057	108.5	878	S<238>	-1757	108.5
779	S<337>	-371	239.5	829	S<287>	-1071	239.5	879	S<237>	-1771	239.5
780	S<336>	-385	108.5	830	S<286>	-1085	108.5	880	S<236>	-1785	108.5
781	S<335>	-399	239.5	831	S<285>	-1099	239.5	881	S<235>	-1799	239.5
782	S<334>	-413	108.5	832	S<284>	-1113	108.5	882	S<234>	-1813	108.5
783	S<333>	-427	239.5	833	S<283>	-1127	239.5	883	S<233>	-1827	239.5
784	S<332>	-441	108.5	834	S<282>	-1141	108.5	884	S<232>	-1841	108.5
785	S<331>	-455	239.5	835	S<281>	-1155	239.5	885	S<231>	-1855	239.5
786	S<330>	-469	108.5	836	S<280>	-1169	108.5	886	S<230>	-1869	108.5
787	S<329>	-483	239.5	837	S<279>	-1183	239.5	887	S<229>	-1883	239.5
788	S<328>	-497	108.5	838	S<278>	-1197	108.5	888	S<228>	-1897	108.5
789	S<327>	-511	239.5	839	S<277>	-1211	239.5	889	S<227>	-1911	239.5
790	S<326>	-525	108.5	840	S<276>	-1225	108.5	890	S<226>	-1925	108.5
791	S<325>	-539	239.5	841	S<275>	-1239	239.5	891	S<225>	-1939	239.5
792	S<324>	-553	108.5	842	S<274>	-1253	108.5	892	S<224>	-1953	108.5
793	S<323>	-567	239.5	843	S<273>	-1267	239.5	893	S<223>	-1967	239.5
794	S<322>	-581	108.5	844	S<272>	-1281	108.5	894	S<222>	-1981	108.5
795	S<321>	-595	239.5	845	S<271>	-1295	239.5	895	S<221>	-1995	239.5
796	S<320>	-609	108.5	846	S<270>	-1309	108.5	896	S<220>	-2009	108.5
797	S<319>	-623	239.5	847	S<269>	-1323	239.5	897	S<219>	-2023	239.5
798	S<318>	-637	108.5	848	S<268>	-1337	108.5	898	S<218>	-2037	108.5
799	S<317>	-651	239.5	849	S<267>	-1351	239.5	899	S<217>	-2051	239.5
800	S<316>	-665	108.5	850	S<266>	-1365	108.5	900	S<216>	-2065	108.5


No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
901	S<215>	-2079	239.5	951	S<165>	-2779	239.5	1001	S<115>	-3479	239.5
902	S<214>	-2093	108.5	952	S<164>	-2793	108.5	1002	S<114>	-3493	108.5
903	S<213>	-2107	239.5	953	S<163>	-2807	239.5	1003	S<113>	-3507	239.5
904	S<212>	-2121	108.5	954	S<162>	-2821	108.5	1004	S<112>	-3521	108.5
905	S<211>	-2135	239.5	955	S<161>	-2835	239.5	1005	S<111>	-3535	239.5
906	S<210>	-2149	108.5	956	S<160>	-2849	108.5	1006	S<110>	-3549	108.5
907	S<209>	-2163	239.5	957	S<159>	-2863	239.5	1007	S<109>	-3563	239.5
908	S<208>	-2177	108.5	958	S<158>	-2877	108.5	1008	S<108>	-3577	108.5
909	S<207>	-2191	239.5	959	S<157>	-2891	239.5	1009	S<107>	-3591	239.5
910	S<206>	-2205	108.5	960	S<156>	-2905	108.5	1010	S<106>	-3605	108.5
911	S<205>	-2219	239.5	961	S<155>	-2919	239.5	1011	S<105>	-3619	239.5
912	S<204>	-2233	108.5	962	S<154>	-2933	108.5	1012	S<104>	-3633	108.5
913	S<203>	-2247	239.5	963	S<153>	-2947	239.5	1013	S<103>	-3647	239.5
914	S<202>	-2261	108.5	964	S<152>	-2961	108.5	1014	S<102>	-3661	108.5
915	S<201>	-2275	239.5	965	S<151>	-2975	239.5	1015	S<101>	-3675	239.5
916	S<200>	-2289	108.5	966	S<150>	-2989	108.5	1016	S<100>	-3689	108.5
917	S<199>	-2303	239.5	967	S<149>	-3003	239.5	1017	S<99>	-3703	239.5
918	S<198>	-2317	108.5	968	S<148>	-3017	108.5	1018	S<98>	-3717	108.5
919	S<197>	-2331	239.5	969	S<147>	-3031	239.5	1019	S<97>	-3731	239.5
920	S<196>	-2345	108.5	970	S<146>	-3045	108.5	1020	S<96>	-3745	108.5
921	S<195>	-2359	239.5	971	S<145>	-3059	239.5	1021	S<95>	-3759	239.5
922	S<194>	-2373	108.5	972	S<144>	-3073	108.5	1022	S<94>	-3773	108.5
923	S<193>	-2387	239.5	973	S<143>	-3087	239.5	1023	S<93>	-3787	239.5
924	S<192>	-2401	108.5	974	S<142>	-3101	108.5	1024	S<92>	-3801	108.5
925	S<191>	-2415	239.5	975	S<141>	-3115	239.5	1025	S<91>	-3815	239.5
926	S<190>	-2429	108.5	976	S<140>	-3129	108.5	1026	S<90>	-3829	108.5
927	S<189>	-2443	239.5	977	S<139>	-3143	239.5	1027	S<89>	-3843	239.5
928	S<188>	-2457	108.5	978	S<138>	-3157	108.5	1028	S<88>	-3857	108.5
929	S<187>	-2471	239.5	979	S<137>	-3171	239.5	1029	S<87>	-3871	239.5
930	S<186>	-2485	108.5	980	S<136>	-3185	108.5	1030	S<86>	-3885	108.5
931	S<185>	-2499	239.5	981	S<135>	-3199	239.5	1031	S<85>	-3899	239.5
932	S<184>	-2513	108.5	982	S<134>	-3213	108.5	1032	S<84>	-3913	108.5
933	S<183>	-2527	239.5	983	S<133>	-3227	239.5	1033	S<83>	-3927	239.5
934	S<182>	-2541	108.5	984	S<132>	-3241	108.5	1034	S<82>	-3941	108.5
935	S<181>	-2555	239.5	985	S<131>	-3255	239.5	1035	S<81>	-3955	239.5
936	S<180>	-2569	108.5	986	S<130>	-3269	108.5	1036	S<80>	-3969	108.5
937	S<179>	-2583	239.5	987	S<129>	-3283	239.5	1037	S<79>	-3983	239.5
938	S<178>	-2597	108.5	988	S<128>	-3297	108.5	1038	S<78>	-3997	108.5
939	S<177>	-2611	239.5	989	S<127>	-3311	239.5	1039	S<77>	-4011	239.5
940	S<176>	-2625	108.5	990	S<126>	-3325	108.5	1040	S<76>	-4025	108.5
941	S<175>	-2639	239.5	991	S<125>	-3339	239.5	1041	S<75>	-4039	239.5
942	S<174>	-2653	108.5	992	S<124>	-3353	108.5	1042	S<74>	-4053	108.5
943	S<173>	-2667	239.5	993	S<123>	-3367	239.5	1043	S<73>	-4067	239.5
944	S<172>	-2681	108.5	994	S<122>	-3381	108.5	1044	S<72>	-4081	108.5
945	S<171>	-2695	239.5	995	S<121>	-3395	239.5	1145	S<71>	-4095	239.5
946	S<170>	-2709	108.5	996	S<120>	-3409	108.5	1146	S<70>	-4109	108.5
947	S<169>	-2723	239.5	997	S<119>	-3423	239.5	1147	S<69>	-4123	239.5
948	S<168>	-2737	108.5	998	S<118>	-3437	108.5	1148	S<68>	-4137	108.5
949	S<167>	-2751	239.5	999	S<117>	-3451	239.5	1149	S<67>	-4151	239.5
950	S<166>	-2765	108.5	1000	S<116>	-3465	108.5	1150	S<66>	-4165	108.5

No.	Pad	X	Y	No.	Pad	X	Y	No.	Pad	X	Y
1051	S<65>	-4179	239.5	1101	S<15>	-4879	239.5	1151	G<249>	-5621	239.5
1052	S<64>	-4193	108.5	1102	S<14>	-4893	108.5	1152	G<247>	-5635	108.5
1053	S<63>	-4207	239.5	1103	S<13>	-4907	239.5	1153	G<245>	-5649	239.5
1054	S<62>	-4221	108.5	1104	S<12>	-4921	108.5	1154	G<243>	-5663	108.5
1055	S<61>	-4235	239.5	1105	S<11>	-4935	239.5	1155	G<241>	-5677	239.5
1056	S<60>	-4249	108.5	1106	S<10>	-4949	108.5	1156	G<239>	-5691	108.5
1057	S<59>	-4263	239.5	1107	S<9>	-4963	239.5	1157	G<237>	-5705	239.5
1058	S<58>	-4277	108.5	1108	S<8>	-4977	108.5	1158	G<235>	-5719	108.5
1059	S<57>	-4291	239.5	1109	S<7>	-4991	239.5	1159	G<233>	-5733	239.5
1060	S<56>	-4305	108.5	1110	S<6>	-5005	108.5	1160	G<231>	-5747	108.5
1061	S<55>	-4319	239.5	1111	S<5>	-5019	239.5	1161	G<229>	-5761	239.5
1062	S<54>	-4333	108.5	1112	S<4>	-5033	108.5	1162	G<227>	-5775	108.5
1063	S<53>	-4347	239.5	1113	S<3>	-5047	239.5	1163	G<225>	-5789	239.5
1064	S<52>	-4361	108.5	1114	S<2>	-5061	108.5	1164	G<223>	-5803	108.5
1065	S<51>	-4375	239.5	1115	S<1>	-5075	239.5	1165	G<221>	-5817	239.5
1066	S<50>	-4389	108.5	1116	G<319>	-5131	108.5	1166	G<219>	-5831	108.5
1067	S<49>	-4403	239.5	1117	G<317>	-5145	239.5	1167	G<217>	-5845	239.5
1068	S<48>	-4417	108.5	1118	G<315>	-5159	108.5	1168	G<215>	-5859	108.5
1069	S<47>	-4431	239.5	1119	G<313>	-5173	239.5	1169	G<213>	-5873	239.5
1070	S<46>	-4445	108.5	1120	G<311>	-5187	108.5	1170	G<211>	-5887	108.5
1071	S<45>	-4459	239.5	1121	G<309>	-5201	239.5	1171	G<209>	-5901	239.5
1072	S<44>	-4473	108.5	1122	G<307>	-5215	108.5	1172	G<207>	-5915	108.5
1073	S<43>	-4487	239.5	1123	G<305>	-5229	239.5	1173	G<205>	-5929	239.5
1074	S<42>	-4501	108.5	1124	G<303>	-5243	108.5	1174	G<203>	-5943	108.5
1075	S<41>	-4515	239.5	1125	G<301>	-5257	239.5	1175	G<201>	-5957	239.5
1076	S<40>	-4529	108.5	1126	G<299>	-5271	108.5	1176	G<199>	-5971	108.5
1077	S<39>	-4543	239.5	1127	G<297>	-5285	239.5	1177	G<197>	-5985	239.5
1078	S<38>	-4557	108.5	1128	G<295>	-5299	108.5	1178	G<195>	-5999	108.5
1079	S<37>	-4571	239.5	1129	G<293>	-5313	239.5	1179	G<193>	-6013	239.5
1080	S<36>	-4585	108.5	1130	G<291>	-5327	108.5	1180	G<191>	-6027	108.5
1081	S<35>	-4599	239.5	1131	G<289>	-5341	239.5	1181	G<189>	-6041	239.5
1082	S<34>	-4613	108.5	1132	G<287>	-5355	108.5	1182	G<187>	-6055	108.5
1083	S<33>	-4627	239.5	1133	G<285>	-5369	239.5	1183	G<185>	-6069	239.5
1084	S<32>	-4641	108.5	1134	G<283>	-5383	108.5	1184	G<183>	-6083	108.5
1085	S<31>	-4655	239.5	1135	G<281>	-5397	239.5	1185	G<181>	-6097	239.5
1086	S<30>	-4669	108.5	1136	G<279>	-5411	108.5	1186	G<179>	-6111	108.5
1087	S<29>	-4683	239.5	1137	G<277>	-5425	239.5	1187	G<177>	-6125	239.5
1088	S<28>	-4697	108.5	1138	G<275>	-5439	108.5	1188	G<175>	-6139	108.5
1089	S<27>	-4711	239.5	1139	G<273>	-5453	239.5	1189	G<173>	-6153	239.5
1090	S<26>	-4725	108.5	1140	G<271>	-5467	108.5	1190	G<171>	-6167	108.5
1091	S<25>	-4739	239.5	1141	G<269>	-5481	239.5	1191	G<169>	-6181	239.5
1092	S<24>	-4753	108.5	1142	G<267>	-5495	108.5	1192	G<167>	-6195	108.5
1093	S<23>	-4767	239.5	1143	G<265>	-5509	239.5	1193	G<165>	-6209	239.5
1094	S<22>	-4781	108.5	1144	G<263>	-5523	108.5	1194	G<163>	-6223	108.5
1095	S<21>	-4795	239.5	1145	G<261>	-5537	239.5	1195	G<161>	-6237	239.5
1096	S<20>	-4809	108.5	1146	G<259>	-5551	108.5	1196	G<159>	-6251	108.5
1097	S<19>	-4823	239.5	1147	G<257>	-5565	239.5	1197	G<157>	-6265	239.5
1098	S<18>	-4837	108.5	1148	G<255>	-5579	108.5	1198	G<155>	-6279	108.5
1099	S<17>	-4851	239.5	1149	G<253>	-5593	239.5	1199	G<153>	-6293	239.5
1100	S<16>	-4865	108.5	1150	G<251>	-5607	108.5	1200	G<151>	-6307	108.5

No.	Pad	X	Y
1201	G<149>	-6321	239.5
1202	G<147>	-6335	108.5
1203	G<145>	-6349	239.5
1204	G<143>	-6363	108.5
1205	G<141>	-6377	239.5
1206	G<139>	-6391	108.5
1207	G<137>	-6405	239.5
1208	G<135>	-6419	108.5
1209	G<133>	-6433	239.5
1210	G<131>	-6447	108.5
1211	G<129>	-6461	239.5
1212	G<127>	-6475	108.5
1213	G<125>	-6489	239.5
1214	G<123>	-6503	108.5
1215	G<121>	-6517	239.5
1216	G<119>	-6531	108.5
1217	G<117>	-6545	239.5
1218	G<115>	-6559	108.5
1219	G<113>	-6573	239.5
1220	G<111>	-6587	108.5
1221	G<109>	-6601	239.5
1222	G<107>	-6615	108.5
1223	G<105>	-6629	239.5
1224	G<103>	-6643	108.5
1225	G<101>	-6657	239.5
1226	G<99>	-6671	108.5
1227	G<97>	-6685	239.5
1228	G<95>	-6699	108.5
1229	G<93>	-6713	239.5
1230	G<91>	-6727	108.5
1231	G<89>	-6741	239.5
1232	G<87>	-6755	108.5
1233	G<85>	-6769	239.5
1234	G<83>	-6783	108.5
1235	G<81>	-6797	239.5
1236	G<79>	-6811	108.5
1237	G<77>	-6825	239.5
1238	G<75>	-6839	108.5
1239	G<73>	-6853	239.5
1240	G<71>	-6867	108.5
1241	G<69>	-6881	239.5
1242	G<67>	-6895	108.5
1243	G<65>	-6909	239.5
1244	G<63>	-6923	108.5
1245	G<61>	-6937	239.5
1246	G<59>	-6951	108.5
1247	G<57>	-6965	239.5
1248	G<55>	-6979	108.5
1249	G<53>	-6993	239.5
1250	G<51>	-7007	108.5

No.	Pad	X	Y
1251	G<49>	-7021	239.5
1252	G<47>	-7035	108.5
1253	G<45>	-7049	239.5
1254	G<43>	-7063	108.5
1255	G<41>	-7077	239.5
1256	G<39>	-7091	108.5
1257	G<37>	-7105	239.5
1258	G<35>	-7119	108.5
1259	G<33>	-7133	239.5
1260	G<31>	-7147	108.5
1261	G<29>	-7161	239.5
1262	G<27>	-7175	108.5
1263	G<25>	-7189	239.5
1264	G<23>	-7203	108.5
1265	G<21>	-7217	239.5
1266	G<19>	-7231	108.5
1267	G<17>	-7245	239.5
1268	G<15>	-7259	108.5
1269	G<13>	-7273	239.5
1270	G<11>	-7287	108.5
1271	G<9>	-7301	239.5
1272	G<7>	-7315	108.5
1273	G<5>	-7329	239.5
1274	G<3>	-7343	108.5
1275	G<1>	-7357	239.5
1276	DUMMY<23>	-7371	108.5
1277	DUMMY<22>	-7385	239.5
1278	DUMMY<24>	-7399	108.5
	Mark 1	-7480	242
	Mark 2	7480	242

BUMP Size



Chip Size: 15300um x 580um (not include scribe line)


Chip thickness 300um(typ.)

Pad Location Pad Center


Coordinate Origin Chip center

Au bump height 9um(typ.)



Alignment Marks



Alignment Mark : A1



Alignment Mark:A2



4. Interface setting

4.1. MCU interfaces

GC9307C provides the 8-/9-/16-/18-bit parallel system interface for 8080-I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit format per pixel color order is selected by DBI [2:0] 3-bits of 3Ah register.

4.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

Table 6

IM3	IM2	IM1	IM0	MCU-Interface Mode	Pins in use	
					Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0], WRX, RDX, CSX, D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0], WRX, RDX, CSX, D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0], WRX, RDX, CSX, D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0], WRX, RDX, CSX, D/CX
0	1	0	1	3-wire 9-bit data serial interface I	SCL, SDA, CSX	
				2 data lane serial interface I	SCL, SDA, CSX, D/CX	
0	1	1	0	4-wire 8-bit data serial interface I	SCL, SDA, D/CX, CSX	
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1], WRX, RDX, CSX, D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX, RDX, CSX, D/CX
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0], WRX, RDX, CSX, D/CX
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	D[17:9], WRX, RDX, CSX, D/CX
1	1	0	1	3-wire 9-bit data serial interface II	SCL, SDI, SDO, CSX	
1	1	1	0	4-wire 8-bit data serial interface II	SCL, SDI, SDO, D/CX, CSX	

4.1.2. 8080-I Series Parallel Interface

GC9307C can be accessed via 8-/9-/16-/18-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable GC9307C chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9307C latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-I Interface selection is done when IM3 pin is low state (VSSC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-I series parallel interface is shown as the table in the following.

Table 7


IM 3	IM 2	IM 1	IM 0	MCU-Interface	CSX	WRX	RDX	D/CX	Function
0	0	0	0	8080 MCU 8-bit bus interface I	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	0	0	1	8080 MCU 16-bit bus interface I	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	0	1	0	8080 MCU 9-bit bus interface I	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	0	1	1	8080 MCU 18-bit bus interface I	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.

4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.


The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.




4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

4.1.5. 8080-II Series Parallel Interface

GC9307C can be accessed via 8-/9-/16-/18-bit MCU 8080-II series parallel interface. The chip select CSX (active low) is used to enable or disable GC9307C chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9307C latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-II Interface selection is done when IM3 pin is high state (IOVCC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8


IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function
1	0	0	0	8080 MCU 16-bit bus interface II	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
1	0	0	1	8080 MCU 8-bit bus interface II	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
1	0	1	0	8080 MCU 18-bit bus interface II	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
1	0	1	1	8080 MCU 9-bit bus interface II	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.

4.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.


The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.



The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

Figure 8.





Figure 9.







32 / 207

4.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

Table 8.

IM 3	IM 2	IM 1	IM 0	MCU-Interface Mode	CS X	D/C X	SC L	Function
0	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface	"L"	"H/L"		Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface	"L"	"H/L"		Read/Write command, parameter or display data.

GC9307C supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9307C. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/ Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

4.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9307C. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is “low”, the transmission byte is interpreted as a command byte. If the D/CX bit is “high”, the transmission byte is stored as the display data RAM(Memory write command),or command register as parameter.

Any instruction can be sent in any order to GC9307C and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.





Figure11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9307C on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.

Figure 12.





Figure 13.



4.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9307C. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9307C latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.






Figure 19.



4.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.


Figure 21.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.

Figure 22.

If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.


4.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9307C will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

Figure 24.




4.1.13. Serial Interface Pause (3_wire)

Figure 25.



4.1.14. Parallel Interface Pause

Figure 26.




4.1.15. Data Transfer Mode

GC9307C can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

4.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.


Figure 27.



4.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

4.2. RGB Interface

4.2.1. RGB Interface Selection

GC9307C has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to “10”, the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to “11”, the SYNC mode is selected which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.


GC9307C supports several pixel formats that can be selected by RIM bit of F6h command. The selection of a given interfaces is done by setting RCM [1:0] as show in the following table.

Table 9

RCM[1:0]		RIM	DPI[1:0]			RGB interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, D[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, D[17:13] & D[11:1]
1	0	1	-			6-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK, D[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode, DE signal is ignored; blanking porch is determined by B5h command	VSYNC, HSYNC, DOTCLK, D[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, D[17:13] & D[11:1]
1	1	1	-			6-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, D[5:0]


18-bit data bus interface (D[17:0] is used) , RIM=0

Figure 29.




16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0

Figure 30.




6-bit data bus interface (D[5:0] is used) , RIM=1

Figure 31.

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D[17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame.

This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal. In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data is inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.

Figure32.**Table 10.**

Parameters	Symbols	Condition	Min.	Typ.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK

Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line
Vertical Front Porch	VFP		3	4	-	Line


Notes:


1. Vertical period (one frame) shall be equal to the sum of VBP + VAdr + VFP.
2. Horizontal period (one line) shall be equal to the sum of HBP + HAdr + HFP.
3. Control signals Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

4.2.2. RGB Interface Timing

The timing chart of 18/16-bit RGB interface mode1 and mode 2 is shown as below.

Figure33.






Mode2 RGB SYNC+DE mode

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.

The timing chart of 6-bit RGB interface mode is shown as below:

Figure34.



Note 1: 6-bit RGB interface mode only used in the DE interface.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.


Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.

4.3. VSYNC Interface

GC9307C supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- II system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".

Figure35.



Note 1: In the VSYNC mode, the pin ENABLE should connect to IOVCC.

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.

Figure36.






Figure37.



Notes in using the VSYNC interface

1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
3. When switching from the internal clock operation mode ($DM[1:0] = "00"$) to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.

Figure38.

4.4. Display Data RAM (DDRAM)

GC9307C has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

4.5. Display Data Format

GC9307C supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins $IM [3:0]$ and RGB interface mode can be selected by software command parameters $RCM[1:0]$.

4.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9307C can be used by setting external pin as $IM [3:0]$ to "0101" for serial interface I or $IM [3:0]$ to "1101" for serial interface II. The shown figure is the example

of 3-line SPI interface.

Figure39.





Figure40.




In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

-65k colors, RGB 5, 6, 5 -bits input

-262k colors, RGB 6, 6, 6 -bits input.

1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

Figure41.




Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).**Figure42.**

Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are : Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care - Can be set "0" or "1".

4.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9307C can be used by setting external pin as IM [3:0] to “0110” for serial interface I or IM [3:0] to “1110” for serial interface II. The shown figure is the example of 4-line SPI interface.

Figure43.





Figure44.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

-65k colors, RGB 5, 6, 5 -bits input.

-262k colors, RGB 6, 6, 6 -bits input.

Figure45.




Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

Figure46.



Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".


4.5.3.2-data-line mode

This mode is active when 2data_en (E9h[3]) set to "1" in 3-wire. Only frame pixle data write transitions are sent in 2-data-line mode, register write/read is still sent in 3-wire.

The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock. SDA and DCX are serial data lines.

Serial data must be input to SDA in the sequence A0, D15 to D10 and DCX in the sequence A0, D7 to D0. The GC9307C reads the data at the rising edge of SCL signal. The first bit of serial data A0 is data/command flag. It must be set to "1", D15 to D0 bits are display RAM data.


Figure47.



Five data formats are supported in 2-data-line mode, which is indicated by 2data_mdt (E9h[2:0]) .


1)RGB565 1pixel/transition(65K color,2data_mdt[2:0]='000')

Figure48.






2)RGB666 1pixel/transition(262K color,2data_mdt[2:0]='001')

Figure49.




3)RGB666 2/3pixel/transition(262K color,2data_mdt[2:0]='010')

Figure50.**4)RGB888 1pixel/transition(4M color,2data_mdt[2:0]='100')****Figure51.****5)RGB888 2/3pixel/transition(4M color,2data_mdt[2:0]='110')****Figure52.**

4.5.4. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of GC9307C can be used by setting external pin as IM [3:0] to “0000”. The following shown figure is the example of interface with 8080- I MCU system interface.

Figure53.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Table 11.

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).


One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to “110”.

Table12.

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D7	C7	0R5	0G5	0B5	...	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	...	239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	...	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	...	239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	...	239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	...	239R0	239G0	239B0
D1	C1				...			
D0	C0				...			

The 8080-II system 8-bit parallel bus interface of GC9307C can be used by settings as IM [3:0] = "1001". The following shown figure is the example of interface with 8080-II MCU system interface.

Figure54.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table13.

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".


Table14.

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D17	C7	0R5	0G5	0B5	...	239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	...	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	...	239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	...	239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	...	239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	...	239R0	239G0	239B0
D11	C1				...			
D10	C0				...			

4.5.5. 9-bit Parallel MCU Interface

The 8080-I system 9-bit parallel bus interface of GC9307C can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure55.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).


There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

Table15.

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D8		0R5	0G2	1R5	1G2	...	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	...	238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	...	238R3	238G0	239R3	239G0
D5	C5	0R2	0B5	1R2	1B5	...	238R2	238B5	239R2	239B5
D4	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

The 8080- II system 9-bit parallel bus interface of GC9307C can be selected by setting hardware pin IM [3:0] to "1011". The following shown figure is the example of interface with 8080- MCU system interface.

Figure56.



1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".


Table16.

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	...	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	...	238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	...	238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	...	238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

4.5.6. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of GC9307C can be selected by setting hardware pin IM[3:0] to “0001”. The following shown figure is the example of interface with 8080- I MCU system interface.

Figure57.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to “101”.

Table17.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8		0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to “110”.

1)MDT[1:0] = “00”

Table18.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D15		0R5	0B5	1G5	...	238R5	238B5	239G5
D14		0R4	0B4	1G4	...	238R4	238B4	239G4
D13		0R3	0B3	1G3	...	238R3	238B3	239G3
D12		0R2	0B2	1G2	...	238R2	238B2	239G2
D11		0R1	0B1	1G1	...	238R1	238B1	239G1
D10		0R0	0B0	1G0	...	238R0	238B0	239G0
D9								
D8								
D7	C7	0G5	1R5	1B5	...	238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	...	238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	...	238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	...	238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	...	238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	...	238G0	239R0	239B0
D1	C1							
D0	C0							

2)MDT[1:0]="01"

Table19.

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...	1	1	1	1
D15		0R5	0B5	1R5	1B5	...	238R5	238B5	239R5	239B5
D14		0R4	0B4	1R4	1B4	...	238R4	238B4	239R4	239B4
D13		0R3	0B3	1R3	1B3	...	238R3	238B3	239R3	239B3
D12		0R2	0B2	1R2	1B2	...	238R2	238B2	239R2	239B2
D11		0R1	0B1	1R1	1B1	...	238R1	238B1	239R1	239B1
D10		0R0	0B0	1R0	1B0	...	238R0	238B0	239R0	239B0
D9						...				
D8						...				
D7	C7	0G5		1G5		...	238G5		239G5	
D6	C6	0G4		1G4		...	238G4		239G4	
D5	C5	0G3		1G3		...	238G3		239G3	
D4	C4	0G2		1G2		...	238G2		239G2	
D3	C3	0G1		1G1		...	238G1		239G1	
D2	C2	0G0		1G0		...	238G0		239G0	
D1	C1					...				
D0	C0					...				

3)MDT[1:0]="10"

Table20.


Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...	1	1	1	1
D15		0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D14		0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0
D13		0R3		1R3		...	238R3		239R3	
D12		0R2		1R2		...	238R2		239R2	
D11		0R1		1R1		...	238R1		239R1	
D10		0R0		1R0		...	238R0		239R0	
D9		0G5		1G5		...	238G5		239G5	
D8		0G4		1G4		...	238G4		239G4	
D7	C7	0G3		1G3		...	238G3		239G3	
D6	C6	0G2		1G2		...	238G2		239G2	
D5	C5	0G1		1G1		...	238G1		239G1	
D4	C4	0G0		1G0		...	238G0		239G0	
D3	C3	0B5		1B5		...	238B5		239B5	
D2	C2	0B4		1B4		...	238B4		239B4	
D1	C1	0B3		1B3		...	238B3		239B3	
D0	C0	0B2		1B2		...	238B2		239B2	

4)MDT[1:0]="11"

Table21.

Count	0	1	2	3	...	357	358	479	480
D/CX	0	1	1	1	...	1	1	1	1
D15			0R3		1R3	...	238R3		239R3
D14			0R2		1R2	...	238R2		239R2
D13			0R1		1R1	...	238R1		239R1
D12			0R0		1R0	...	238R0		239R0
D11			0G5		1G5	...	238G5		239G5
D10			0G4		1G4	...	238G4		239G4
D9			0G3		1G3	...	238G3		239G3
D8			0G2		1G2	...	238G2		239G2
D7	C7		0G1		1G1	...	238G1		239G1
D6	C6		0G0		1G0	...	238G0		239G0
D5	C5		0B5		1B5	...	238B5		239B5
D4	C4		0B4		1B4	...	238B4		239B4
D3	C3		0B3		1B3	...	238B3		239B3
D2	C2		0B2		1B2	...	238B2		239B2
D1	C1	0R5	0B1	1R5	1B1	...	238R5	238B1	239R5
D0	C0	0R4	0B0	1R4	1B0	...	238R4	238B0	239R4

The 8080-II system 16-bit parallel bus interface of GC9307C can be selected by settings IM [3:0] ="1000". The following shown figure is the example of interface with 8080- MCU system interface.

Figure58.

Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table22.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R4	1R4	2R4	...	237R4	238R4	239R4
D16		0R3	1R3	2R3	...	237R3	238R3	239R3
D15		0R2	1R2	2R2	...	237R2	238R2	239R2
D14		0R1	1R1	2R1	...	237R1	238R1	239R1
D13		0R0	1R0	2R0	...	237R0	238R0	239R0
D12		0G5	1G5	2G5	...	237G5	238G5	239G5
D11		0G4	1G4	2G4	...	237G4	238G4	239G4
D10		0G3	1G3	2G3	...	237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D4	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D3	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D2	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

1)MDT[1:0]=00

Table23.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R5	0B5	1G5	...	238R5	238B5	239G5
D16		0R4	0B4	1G4	...	238R4	238B4	239G4

D15		0R3	0B3	1G3	...	238R3	238B3	239G3
D14		0R2	0B2	1G2	...	238R2	238B2	239G2
D13		0R1	0B1	1G1	...	238R1	238B1	239G1
D12		0R0	0B0	1G0	...	238R0	238B0	239G0
D11								
D10								
D8	C7	0G5	1R5	1B5	...	238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	...	238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	...	238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	...	238G2	239R2	239B2
D4	C3	0G1	1R1	1B1	...	238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	...	238G0	239R0	239B0
D2	C1							
D1	C0							

2)MDT[1:0]=01

Table24.

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...	1	1	1	1
D17		0R5	0B5	1R5	1B5	...	238R5	238B5	239R5	239B5
D16		0R4	0B4	1R4	1B4	...	238R4	238B4	239R4	239B4
D15		0R3	0B3	1R3	1B3	...	238R3	238B3	239R3	239B3
D14		0R2	0B2	1R2	1B2	...	238R2	238B2	239R2	239B2
D13		0R1	0B1	1R1	1B1	...	238R1	238B1	239R1	239B1
D12		0R0	0B0	1R0	1B0	...	238R0	238B0	239R0	239B0
D11						...				
D10						...				
D8	C7	0G5		1G5		...	238G5		239G5	
D7	C6	0G4		1G4		...	238G4		239G4	
D6	C5	0G3		1G3		...	238G3		239G3	
D5	C4	0G2		1G2		...	238G2		239G2	
D4	C3	0G1		1G1		...	238G1		239G1	
D3	C2	0G0		1G0		...	238G0		239G0	
D2	C1					...				
D1	C0					...				

3)MDT[1:0]=10

Table25.

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...	1	1	1	1
D17		0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D16		0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0
D15		0R3		1R3		...	238R3		239R3	
D14		0R2		1R2		...	238R2		239R2	
D13		0R1		1R1		...	238R1		239R1	
D12		0R0		1R0		...	238R0		239R0	
D11		0G5		1G5		...	238G5		239G5	
D10		0G4		1G4		...	238G4		239G4	
D8	C7	0G3		1G3		...	238G3		239G3	
D7	C6	0G2		1G2		...	238G2		239G2	
D6	C5	0G1		1G1		...	238G1		239G1	
D5	C4	0G0		1G0		...	238G0		239G0	
D4	C3	0B5		1B5		...	238B5		239B5	
D3	C2	0B4		1B4		...	238B4		239B4	
D2	C1	0B3		1B3		...	238B3		239B3	
D1	C0	0B2		1B2		...	238B2		239B2	

4)MDT[1:0]=11


Table26.

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...	1	1	1	1
D17			0R3		1R3	...		238R3		239R3
D16			0R2		1R2	...		238R2		239R2
D15			0R1		1R1	...		238R1		239R1
D14			0R0		1R0	...		238R0		239R0
D13			0G5		1G5	...		238G5		239G5
D12			0G4		1G4	...		238G4		239G4
D11			0G3		1G3	...		238G3		239G3
D10			0G2		1G2	...		238G2		239G2
D8	C7		0G1		1G1	...		238G1		239G1
D7	C6		0G0		1G0	...		238G0		239G0
D6	C5		0B5		1B5	...		238B5		239B5
D5	C4		0B4		1B4	...		238B4		239B4
D4	C3		0B3		1B3	...		238B3		239B3
D3	C2		0B2		1B2	...		238B2		239B2
D2	C1	0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0

4.5.7. 18-bit Parallel MCU Interface

The 8080-I system 18-bit parallel bus interface of GC9307C can be selected by setting hardware pin IM[3:0] to “0011”. The following shown figure is the example of interface with 8080-I MCU system interface.

Figure58.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to “101”.

Table27.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8		0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".


Table28.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R5	1R5	2R5	...	237R5	238R5	239R5
D16		0R4	1R4	2R4	...	237R4	238R4	239R4
D15		0R3	1R3	2R3	...	237R3	238R3	239R3
D14		0R2	1R2	2R2	...	237R2	238R2	239R2
D13		0R1	1R1	2R1	...	237R1	238R1	239R1
D12		0R0	1R0	2R0	...	237R0	238R0	239R0
D11		0G5	1G5	2G5	...	237G5	238G5	239G5
D10		0G4	1G4	2G4	...	237G4	238G4	239G4
D9		0G3	1G3	2G3	...	237G3	238G3	239G3
D8		0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C7	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C5	0B5	1B5	2B5	...	237B5	238B5	239B5
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1010".

The following shown figure is the example of interface with 8080- MCU system interface.

Figure59.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table29.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C3	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	...	237B1	238B1	239B1
D0		0B0	1B0	2B0	...	237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table30.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R5	1R5	2R5	...	237R5	238R5	239R5
D16		0R4	1R4	2R4	...	237R4	238R4	239R4
D15		0R3	1R3	2R3	...	237R3	238R3	239R3
D14		0R2	1R2	2R2	...	237R2	238R2	239R2
D13		0R1	1R1	2R1	...	237R1	238R1	239R1
D12		0R0	1R0	2R0	...	237R0	238R0	239R0
D11		0G5	1G5	2G5	...	237G5	238G5	239G5
D10		0G4	1G4	2G4	...	237G4	238G4	239G4
D9		0G3	1G3	2G3	...	237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C4	0B5	1B5	2B5	...	237B5	238B5	239B5
D4	C3	0B4	1B4	2B4	...	237B4	238B4	239B4

D3	C2	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	...	237B1	238B1	239B1
D0		0B0	1B0	2B0	...	237B0	238B0	239B0


GC confidential

4.5.8. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the RIM bit to “1”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to “10”. the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

1)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

Figure60.




GC9307C has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK).Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.

4.5.9. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to “101”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[17:13] & D[11:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to “11”, the valid display data is inputted in pixel unit via D[17:13] & D[11:0] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.


Figure62.



4.5.10. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to “110”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to “10”. The RGB interface SYNC mode is selected by setting the RCM [1:0] to “11”, the valid display data is inputted in pixel unit via D[17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.

Figure63.



5. Function Description

5.1. Display data GRAM mapping

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address **SC**, **EC** bits and **SP**, **EP** bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.

GRAM address for display panel position as shown in the following table

Table31.

(00,00)h	(00,01)h	(00,ED)h	(00,EE)h	(00,EF)h
(01,00)h	(01,01)h	(01,ED)h	(01,EE)h	(01,EF)h
(02,00)h	(02,01)h	(02,ED)h	(02,EE)h	(02,EF)h
(03,00)h	(03,01)h	(03,ED)h	(03,EE)h	(03,EF)h
.
.
(13D,00)h	(13D,01)h	(13D,ED)h	(13D,EE)h	(13D,EF)h
(13E,00)h	(13E,01)h	(13E,ED)h	(13E,EE)h	(13E,EF)h
(13F,00)h	(13F,01)h	(13F,ED)h	(13F,EE)h	(13F,EF)h


5.2. Address Counter (AC) of GRAM

The GC9307C contains an address counter (AC) which assigns address for writing/reading pixel data to/from GRAM. The address pointers set the position of GRAM. Every time when a pixel data is written into the GRAM, the X address or Y address of AC will be automatically increased by 1 (or decreased by 1), which is decided by the register (**MV**, **MX** and **MY** bits) setting.

To simplify the address control of GRAM access, the window address function allows for writing data only to a window area of GRAM specified by registers. After data being written to the GRAM, the AC will be increased or decreased within setting window address-range which is specified by the (start: **SC**, end: **EC**) and the (start: **SP**, end: **EP**). Therefore, the data can be written consecutively without thinking a data wrap by those bit function.

Image data sending order from host and data stream update as shown in the following figure.


Figure64.



The data is written in the order illustrated above. The counter which dictates where in the physical memory the data is to be written is controlled by **MV**, **MX** and **MY** bits setting

Image data writing control:

Figure65.



CASET and PASET control for physical column/page pointers:











Table32.







MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (319 - Physical Page Pointer)
0	1	0	Direct to (239 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (239 - Physical Column Pointer)	Direct to (319 - Physical Page Pointer)
0	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
0	0	1	Direct to (319 - Physical Page Pointer)	Direct to Physical Column Pointer
0	1	0	Direct to Physical Page Pointer	Direct to (239 - Physical Column

				Pointer)
0	1	1	Direct to (319 - Physical Page Pointer)	Direct to (239 - Physical Column Pointer)
condition			Column Counter	Page Counter
When RAMWR/RAMRD command is accepted			Return to "Start Column"	Return to "Start Page"
Complete Pixel Pair Write/Read action			Increment by 1	No change
The Column counter value is larger than "End column."			Return to "Start Column"	Increment by 1
The Page counter value is larger than "End page".			Return to "Start column"	Return to "Start Page"

The following figure depicts the GRAM address update method with MV, MX and MY bit setting.

Table33.

Display data direction	MV	MX	MY	Image in the Host	Image in the Driver (GRAM)
normal	0	0	0		
Y-invert	0	0	1		
X-invert	0	1	0		
Y-invert X-invert	0	1	1		
X-Y exchange	1	0	0		

X-Y exchange Y-invert	1	0	1		
X-Y exchange X-invert	1	1	0		
X-Y exchange Y-invert X-invert	1	1	1		

5.3. GRAM to display address mapping

By setting the **SS**, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the **GS**, the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the **BGR**, the relation between the source output channel and the <R>, <G>, dot allocation can be reversed for different LCD color filter arrangement.

The following Tables show relations among the GRAM data allocation, the source output channel, and the R, G, B dot allocation.

GRAM X address and display panel position:

Table34.

BGR="0"														
Source Output	SS="0"	S1	S2	S3	S4	S5	S6	---- --	S71 5	S71 6	S71 7	S71 8	S71 9	S72 0
	SS="1"	S71 8	S71 9	S72 0	S71 5	S71 6	S71 7	---- --	S4	S5	S6	S1	S2	S3
GRAM X address		"00"h			"01"h			---- --	"EE"h			"EF"h		
RGB data		R	G	B	R	G	B	---- --	R	G	B	R	G	B
Pixel		Pixel1			Pixel2			---- --	Pixel239			Pixel240		
BGR="1"														
Source Output	SS="0"	S3	S2	S1	S6	S5	S4	---- --	S71 7	S71 6	S71 5	S72 0	S71 9	S71 8
	SS="1"	S72 0	S71 9	S71 8	S71 7	S71 6	S71 5	---- --	S6	S5	S4	S3	S2	S1

GRAM X address	"00"h			"01"h			----	"EE"h			"EF"h		
RGB data	R	G	B	R	G	B	----	R	G	B	R	G	B
Pixel	Pixel1			Pixel2			----	Pixel239			Pixel240		

GC confidential

GRAM address and display panel position (GS_Panel = '0'):

Table35.

S/G pins	S1	S2	S3	S4	S5	S6	S7	S8	S9	---	S712	S713	S714	S715	S716	S717	S718	S719	S720
G1	0000h			0001h			0002h			---	00EDh			00EEh			00EFh		
G2	0100h			0101h			0102h			---	01EDh			01EEh			01EFh		
G3	0200h			0201h			0202h			---	02EDh			02EEh			02EFh		
G4	0300h			0301h			0302h			---	03EDh			03EEh			03EFh		
G5	0400h			0401h			0402h			---	04EDh			04EEh			04EFh		
G6	0500h			0501h			0502h			---	05EDh			05EEh			05EFh		
---	---			---			---			---	---			---			---		
G31 5	13A00h			13A01h			13A02h			---	13AEDh			13AEEh			13AEFh		
G31 6	13B00h			13B01h			13B02h			---	13BEDh			13BEEh			13BEFh		
G31 7	13C00h			13C01h			13C02h			---	13CEDh			13CEEh			13CEFh		
G31 8	13D00h			13D01h			13D02h			---	13DEDh			13DEEh			13DEFh		
G31 9	13E00h			13E01h			13E02h			---	13EEDh			13EEEh			13EEFh		
G32 0	13F00h			13F01h			13F02h			---	13FEDh			13FEEh			13FEFh		

GRAM address and display panel position (GS_Panel = '1'):

Table36.

S/G pins	S1	S2	S3	S4	S5	S6	S7	S8	S9	---	S712	S713	S714	S715	S716	S717	S718	S719	S720
G32 0	0000h			0001h			0002h			---	00EDh			00EEh			00EFh		
G31 9	0100h			0101h			0102h			---	01EDh			01EEh			01EFh		
G31 8	0200h			0201h			0202h			---	02EDh			02EEh			02EFh		
G31 7	0300h			0301h			0302h			---	03EDh			03EEh			03EFh		
G31 6	0400h			0401h			0402h			---	04EDh			04EEh			04EFh		
G31 5	0500h			0501h			0502h			---	05EDh			05EEh			05EFh		

G6	13A00h	13A01h	13A02h	----	13AEDh	13AEEh	13AEFh
G5	13B00h	13B01h	13B02h	----	13BEDh	13BEEh	13BEFh
G4	13C00h	13C01h	13C02h	----	13CEDh	13CEEh	13CEFh
G3	13D00h	13D01h	13D02h	----	13DEDh	13DEEh	13DEFh
G2	13E00h	13E01h	13E02h	----	13EEDh	13EEEh	13EEFh
G1	13F00h	13F01h	13F02h	----	13FEDh	13FEEh	13FEFh


GC9307C supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.

5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)

Figure66.




Example1:

(1) partial mode on (setting 12h)

(2) SR [15:0] = 50DEC, ER [15:0] = 150DEC, MADCTL's **B4(ML)**='0' (GS='0').


Figure67.



Example2:

(1) partial mode on (setting 12h)


(2) SR [15:0] = 50DEC, ER [15:0] = 150DEC, MADCTL's **B4(ML)**='1' (GS='0').

Figure68.

5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).

Figure69.




When Vertical Scrolling Definition Parameters ($TFA + VSA + BFA$) = 320. In this case, scrolling is applied as shown below.

Example 1 .TFA='2d', VSA='318d', BFA='0d', VSP='3d' (SS='0', GS='0')

Memory map of vertical scrolling 1:


Figure70.



Example 2 .TFA='2d', VSA='316d', BFA='2d', VSP='3d' (SS='0', GS='0')

Memory map of vertical scrolling 2:


Figure71.



Example 3 .TFA='2d', VSA='316d', BFA='2d', VSP='4d' (SS='0', GS='0')

Memory map of vertical scrolling 3:

Figure72.



Vertical scroll example

There are 2 types of vertical scrolling, which are determined by the **TFA**, **VSA**, **BFA** bits and **VSP** bits


Case 1: $TFA + VSA + BFA \neq '320d'$

N/A. Do not set $TFA + VSA + BFA \neq '320d'$. In that case, unexpected picture will be shown.

Case 2: $TFA + VSA + BFA = '320d'$ (Scrolling)

Example (1) When $TFA='0d'$, $VSA='320d'$, $BFA='0d'$ and $VSP1='40d'$ & $VSP2='140d'$ (SS = '0', GS = '0')

Figure73.




5.3.3. Updating order on display active area in RGB interface mode

There is defined different kind of updating orders for display in RGB interface mode (**RCM** [1:0] = '1x').


These updating are controlled by **MY** and **MX** bits. Data streaming direction from the host to the display is described in the following figure.

Figure74.




Updating order when **MY** = '0' and **MX** = '0'

Figure75.




Updating order when **MY** = '0' and **MX** = '1'

Figure76.




Updating order when **MY** = '1' and **MX** = '0'

Figure77.



Updating order when MY = '1' and MX = '1'

Figure78.



Rules for updating order on display active area in RGB interface display mode:

Table37.

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Single Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than X and the Vertical counter value is larger than Y	Return to 0 "Start Column"	Return to "Start Page"


Note: Pixel order is RGB on the display.

5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.4.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only:
Figure79.




tvdh= The LCD display is not updated from the Frame Memory

tvdL = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 320 H-sync pulses per field.

Figure80.




thdh= The LCD display is not updated from the Frame Memory

thdL= The LCD display is updated from the Frame Memory (except Invisible Line – see above)

5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.

Figure81.




Idle Mode Off (Frame Rate = 60 Hz)

Table38.

Symbol	Parameter	Spec.			Description
		Min.	Max.	Unit	
tvdl	Vertical Timing Low Duration	TBD	-	ms	-
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low Duration	TBD	-	us	-
thdh	Horizontal Timing High Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = 60 Hz) ,The signal's rise and fall times (t_f , t_r) are stipulated to be equal to or less than 15ns.

Figure82.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.

5.5. Source driver

The GC9307C contains a 720 channels of source driver (S1~S720) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 720 channels and generates corresponding gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

5.6. Gate driver





The GC9307C contains a 320 gate channels of gate driver (G1~G320) which is used for driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.

5.7. Scan mode setting

GS: Sets the direction of scan by the gate driver, The scan direction determined by GS = 0 can be reversed by setting GS = 1.

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.

Table39.


SM	GS	Scan Direction	Gate Output Sequence
0	0		G1 G2 G3 G4 ----> G317 G318 G319 G320
0	1		G320 G319 G 318 G317 ----> G4 G3 G2 G1
1	0		G1 G3 ----> G317 G319 --> G2 G4 ----> G318 G320
1	1		G320 G318 ----> G4 G2 --> G319 G317 ----> G3 G1

5.8. LCD power generation circuit

5.8.1. Power supply circuit

The power circuit of GC9307C is used to generate supply voltages for LCD panel driving.


Figure83.



5.8.2. LCD power generation scheme

The boost voltage generated is shown as below.

Figure84.



LCD power generation scheme

5.9. Gamma Correction

GC9307C incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9307C available with liquid crystal panels of various characteristics.

Figure85.







Figure86.



Grayscale Voltage Generation

Figure87.Dot inversion**Relationship between Source Output and VCOM****Figure88.**

5.10. Power Level Definition

5.10.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.


6. Power Off Mode.

In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

5.10.2. Power Flow Chart

Figure89.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.


5.10.3. Brightness control block

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are register bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as $DBV[7:0]/255 \times \text{period}$ (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = $200 / 255 = 78.1\%$. Correspond to the LEDPWM period = 3 ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms.

Figure90.



5.11. Input/output pin state

5.11.1. Output pins

Table40.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

5.11.2. Input pins

Table41.

Input pins	During Power On Process	After Power On	After Hardware Reset	During Power Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
VSYNC	Input invalid	Input valid	Input valid	Input invalid
HSYNC	Input invalid	Input valid	Input valid	Input invalid
DE	Input invalid	Input valid	Input valid	Input invalid
DOTCLK	Input invalid	Input valid	Input valid	Input invalid
D[17:0]	Input invalid	Input valid	Input valid	Input invalid
IM[3:0]	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins

6. Command

6.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Read Display Identification Information 2	0	1	↑	XX	0	0	0	0	0	1	0	0	04h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	ID_1[7:0]							00	
	1	↑	1	XX	ID_2[7:0]							93	
	1	↑	1	XX	ID_3[7:0]							07	
Read Display Status	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D[31:25]							X	00
	1	↑	1	XX	X	D[22:20]			D[19:16]				61
	1	↑	1	XX	X	X	X	X	X	D[10:8]			00
	1	↑	1	XX	D[7:5]			X	X	X	X	X	00
Enter Sleep Mode	0	1	↑	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	↑	XX	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	↑	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
Column Address Set	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	↑	XX	SC[15:8]							00	
	1	1	↑	XX	SC[7:0]							00	
	1	1	↑	XX	EC[15:8]							00	
	1	1	↑	XX	EC[7:0]							EFh	
Page Address Set	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	↑	XX	SP[15:8]							00	
	1	1	↑	XX	SP[7:0]							00	

	1	1	↑	XX	EP[15:8]								01h
	1	1	↑	XX	EP[7:0]								3Fh
Memory Write	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch
	1	1	↑		D[17:0]								XX
Partial Area	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
	1	1	↑	XX	SR[15:8]								00
	1	1	↑	XX	SR[7:0]								00
	1	1	↑	XX	ER[15:8]								01
	1	1	↑	XX	ER[7:0]								3F
Vertical Scrolling Definition	0	1	↑	XX	0	0	1	1	0	0	1	1	33h
	1	1	↑	XX	TFA[15:8]								00
	1	1	↑	XX	TFA[7:0]								00
	1	1	↑	XX	VSA[15:8]								01
	1	1	↑	XX	VSA[7:0]								40
Tearing Effect Line OFF	0	1	↑	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1	↑	XX	0	0	1	1	0	1	0	1	35h
	1	1	↑	XX	X	X	X	X	X	X	X	M	00
Memory Access Control	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
	1	1	↑	XX	MY	MX	MV	ML	BGR	MH	X	X	00
Vertical Scrolling Start Address	0	1	↑	XX	0	0	1	1	0	1	1	1	37h
	1	1	↑	XX	VSP[15:8]								00
	1	1	↑	XX	VSP[7:0]								00
Idle Mode OFF	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
Pixel Format Set	0	1	↑	XX	0	0	1	1	1	0	1	0	3Ah
	1	1	↑	XX	X	DPI[2:0]			X	DBI[2:0]			66
Write Memory Continue	0	1	↑	XX	0	0	1	1	1	1	0	0	3Ch
	1	1	↑		D[17:0]								XX
Set Tear Scanline	0	1	↑	XX	0	1	0	0	0	1	0	0	44h
	1	1	↑	XX	X	X	X	X	X	X	X	STS[8]	00
	1	1	↑	XX	STS[7:0]								00
Get Scanline	0	1	↑	XX	0	1	0	0	0	1	0	1	45h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	X	X	X	X	X	X	X	GTS [8]	00

	1	↑	1	XX	GTS[7:0]								00
Write Display Brightness	0	1	↑	XX	0	1	0	1	0	0	0	1	51h
	1	↑	1	XX	DBV[7:0]								00
Write CTRL Display	0	1	↑	XX	0	1	0	1	0	0	1	1	53h
	1	1	↑	XX	X	X	BCTRL	X	DD	BL	X	X	00
Read ID1	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	LCD Module / Driver ID [7:0]								00
Read ID2	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	LCD Module / Driver ID [7:0]								93
Read ID3	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	LCD Module / Driver ID [7:0]								07

Extended Command Set													
Command Function	D/C X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RGB Interface Signal Control	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h
	1	1	↑	XX	X	RCM[1:0]		X	VSPL	HSPL	DPL	EPL	01
Blanking Porch Control	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h
	1	1	↑	XX	0	0	0	0	VFP[3:0]				08
	1	1	↑	XX	0	VBP[6:0]							02
	1	1	↑	XX	0	0	0	HBP[4:0]					14
Display Function Control	0	1	1	XX	1	0	1	1	0	1	1	0	B6
	1	1	1	XX	X	X	X	X	X	X	X	X	00
	1	1	1	XX	X	GS	SS	SM	X	X	X	X	00
	1	1	1	XX	X	X	NL[5:0]						27
Interface Control	0	1	↑	XX	1	1	1	1	0	1	1	0	F6h
	1	1	↑	XX	1	1	0	0	DM[1:0]		RM	RIM	C0

Inter Command Set													
Command Function	D/C X	RD X	WR X	D17 -8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Power Criterion Control	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h
	1	1	↑	XX	0	0	0	0	0	0	vcire	0	00
Vcore voltage Control	0	1	↑	XX	1	0	1	0	0	1	1	1	A7h
	1	1	↑	XX	0	1	0	0	vdd_ad[3:0]				48
Vreg1a voltage Control	0	1	↑	XX	1	1	0	0	0	0	1	1	C3h
	1	1	↑	XX	0	vreg1_vbp_d[6:0]							3C
Vreg1b voltage Control	0	1	↑	XX	1	1	0	0	0	1	0	0	C4h
	1	1	↑	XX	0	vreg1_vbn_d[6:0]							3C
Vreg2a voltage Control	0	1	↑	XX	1	1	0	0	1	0	0	1	C9h
	1	1	↑	XX	0	0	vrh[5:0]						28
Frame Rate	0	1	↑	XX	1	0	1	0	1	0	0	0	E8h
	1	1	↑	XX	0	DINV[2:0]			RTN1[3:0]				11
	1	1	↑	XX	RTN2[7:0]								40
SPI 2data control	0	1	↑	XX	1	1	1	0	1	0	0	1	E9h
	1	1	↑	XX					2data_en	2data_mdt			00


Charge Pump Frequent Control	0	1	↑	XX	1	1	1	0	1	1	0	0	ECh
	1	1	↑	XX	avdd_clk_ad[2:0]				avee_clk_ad[2:0]				33
	1	1	↑	XX					vcl_clk_ad[2:0]				02
	1	1	↑	XX	vgh_clk_ad[3:0]				vgl_clk_ad[3:0]				88
Inner register enable 1	0	1	↑	XX	1	1	1	1	1	1	1	0	FEh
Inner register enable 2	0	1	↑	XX	1	1	1	0	1	1	1	1	EFh
SET_GAM MA1	0	1	↑	XX	1	1	1	1	0	0	0	0	F0h
	1	1	↑	XX	dig2gam_dig2j0_n[1:0]				dig2gam_vr1_n[5:0]				80
	1	1	↑	XX	dig2gam_dig2j1_n[1:0]				dig2gam_vr2_n[5:0]				03
	1	1	↑	XX	0	0	0		dig2gam_vr4_n[4:0]				08
	1	1	↑	XX	0	0	0		dig2gam_vr6_n[4:0]				06
	1	1	↑	XX	dig2gam_vr0_n[3:0]				dig2gam_vr13_n[3:0]				05
	1	1	↑	XX	0				dig2gam_vr20_n[6:0]				2B
SET_GAM MA2	0	1	↑	XX	1	1	1	1	0	0	0	1	F1h
	1	1	↑	XX	0				dig2gam_vr43_n[6:0]				41
	1	1	↑	XX	dig2gam_vr27_n[2:0]				dig2gam_vr57_n[4:0]				97
	1	1	↑	XX	dig2gam_vr36_n[2:0]				dig2gam_vr59_n[4:0]				98
	1	1	↑	XX	0	0			dig2gam_vr61_n[5:0]				13
	1	1	↑	XX	0	0			dig2gam_vr62_n[5:0]				17
	1	1	↑	XX	dig2gam_vr50_n[3:0]				dig2gam_vr63_n[3:0]				CD
SET_GAM MA3	0	1	↑	XX	1	1	1	1	0	0	1	0	F2h
	1	1	↑	XX	dig2gam_dig2j0_p[1:0]				dig2gam_vr1_p[5:0]				40
	1	1	↑	XX	dig2gam_dig2j1_p[1:0]				dig2gam_vr2_p[5:0]				03
	1	1	↑	XX	0	0	0		dig2gam_vr4_p[4:0]				08
	1	1	↑	XX	0	0	0		dig2gam_vr6_p[4:0]				0B
	1	1	↑	XX	dig2gam_vr0_p[3:0]				dig2gam_vr13_p[3:0]				08
	1	1	↑	XX	0				dig2gam_vr20_p[6:0]				2E
SET_GAM	0	1	↑	XX	1	1	1	1	0	0	1	1	F3h

MA4	1	1	↑	XX	0	dig2gam_vr43_p[6:0]		3F
	1	1	↑	XX	dig2gam_vr27_p[2:0]		dig2gam_vr57_p[4:0]	98
	1	1	↑	XX	dig2gam_vr36_p[2:0]		dig2gam_vr59_p[4:0]	B4
	1	1	↑	XX	0	0	dig2gam_vr61_p[5:0]	14
	1	1	↑	XX	0	0	dig2gam_vr62_p[5:0]	18
	1	1	↑	XX	dig2gam_vr50_p[3:0]		dig2gam_vr63_p[3:0]	CD

6.2. Description of Level 1 Command

6.2.1. Read display identification information (04h)

04h	Read display identification information 2																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	0	1	0	0	04h												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID_1[7:0]								00												
3 rd Parameter	1	↑	1	XX	ID_2[7:0]								93												
4 th Parameter	1	↑	1	XX	ID_3[7:0]								07												
Description	This read byte returns 24 bits display identification information. The 1st parameter is dummy data. The 2nd parameter (ID2_1 [7:0]): LCD module's manufacturer ID. The 3rd parameter (ID2_2 [7:0]): LCD module/driver version ID. The 4th parameter (ID2_3 [7:0]): LCD module/driver ID.																								
Restriction																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>24'h009307</td></tr><tr><td>SW Reset</td><td>24'h009307</td></tr><tr><td>HW Reset</td><td>24'h009307</td></tr></table>													Status	Default Value	Power On Sequence	24'h009307	SW Reset	24'h009307	HW Reset	24'h009307				
Status	Default Value																								
Power On Sequence	24'h009307																								
SW Reset	24'h009307																								
HW Reset	24'h009307																								
Flow Chart																									



6.2.2. Read Display Status (09h)

09h	Read Display Status												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	↑	1	XX	D[31:25]							X	00
3 rd Parameter	1	↑	1	XX	0	D[22:20]			D[19:16]				61
4 th Parameter	1	↑	1	XX	0	0	0	0	0	D[10:8]			00
5 th Parameter	1	↑	1	XX	D[7:5]			0	0	0	0	0	00
Description	This command indicates the current status of the display as described in the table below:												
	Bit	Description		Value	Status								
	D31	Booster voltage status	0	Booster OFF									
			1	Booster ON									
	D30	Row address order	0	Top to Bottom (When MADCTL B7='0')									
			1	Bottom to Top (When MADCTL B7='1')									
	D29	Column address order	0	Left to Right (When MADCTL B6='0').									
			1	Right to Left (When MADCTL B6='1').									
	D28	Row/column exchange	0	Normal Mode (When MADCTL B5='0').									
			1	Reverse Mode (When MADCTL B5='1').									
	D27	Vertical refresh	0	LCD Refresh Top to BoUom (When MADCTL B4='0')									
			1	LCD Refresh BoUom to Top (When MADCTL B4='1').									
	D26	RGB/BGR order	0	RGB (When MADCTL B3='0')									
			1	BGR (When MADCTL B3='1')									
	D25	Horizontal refresh order	0	LCD Refresh Left to Right (When MADCTL B2='0')									
1			LCD Refresh Right to Left (When										



					MADCTL B2='1')									
		D24	Not used	0	-									
		D23	Not used	0	-									
		D22	Interface color pixel format definition	101	16-bit/pixel									
		D21		110	18-bit/pixel									
		D20												
		D19	Idle mode ON/OFF	0	Idle Mode OFF									
				1	Idle Mode ON									
		D18	Partial mode ON/OFF	0	Partial Mode OFF									
				1	Partial Mode ON									
		D17	Sleep IN/OUT	0	Sleep IN Mode									
				1	Sleep OUT Mode									
		D16	Display normal mode ON/OFF	0	Display Normal Mode OFF.									
				1	Display Normal Mode ON.									
		D15	Vertical scrolling status	0	Scroll OFF									
		D14	Not used	0	-									
		D13	Inversion status	0	Not defined									
		D12	All pixel ON	0	Not defined									
		D11	All pixel OFF	0	Not defined									
		D10	Display ON/OFF	0										
				1	Display is ON									
		D9	Tearing effect line ON/OFF	0	Tearing Effect Line OFF									
				1	Tearing Effect ON									
		D5	Tearing effect line mode	0	Mode 1, V-Blanking only									
				1	Mode 2, both H-Blanking and V-Blanking									
		D4	Not used	0	-									
		D3	Not used	0	-									
		D2	Not used	0	-									
		D1	Not used	0	-									
		D0	Not used	0	-									
Restriction														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>				Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability												
	Normal Mode On, Idle Mode Off, Sleep Out	Yes												
	Partial Mode On, Idle Mode Off, Sleep Out	Yes												
	Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes													

6.2.3. Enter Sleep Mode (10h)

10h	Enter Sleep Mode																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	0	0	10h												
Parameter	No Parameter																								
Description	<p>This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped</p> <div><div>Out</div><div>Blank</div><div>STOP</div></div> <p>MCU interface and memory are still working and the memory keeps its contents. X = Don't care</p>																								
Restriction	<p>This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next to command, this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</p>																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Sleep IN Mode</td></tr><tr><td>SW Reset</td><td>Sleep IN Mode</td></tr><tr><td>HW Reset</td><td>Sleep IN Mode</td></tr></table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								

Flow Chart


It takes 120msec to get into Sleep In mode after SLPIN command issued.



6.2.4. Sleep Out Mode (11h)

11h	Sleep Out Mode																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h												
Parameter	No Parameter																								
Description	<p>This command turns off sleep mode.</p> <p>the DC/DC converter is enabled, Internal oscillator is started, and panel scanning is started.</p> <p>X = Don't care</p>																								
Restriction	<p>This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits stabilize. The display module loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out –mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p>																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Sleep IN Mode</td></tr><tr><td>SW Reset</td><td>Sleep IN Mode</td></tr><tr><td>HW Reset</td><td>Sleep IN Mode</td></tr></table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								

Flow Chart





6.2.5. Partial Mode ON (12h)

12h	Partial Mode ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h												
Parameter	No Parameter																								
Description	This command turns on partial mode The partial mode window is described by the Partial Area command (30H). To leave Partial mode, the Normal Display Mode On command (13H) should be written. X = Don't care																								
Restriction	This command has no effect when Partial mode is active.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Normal Display Mode ON</td></tr><tr><td>SW Reset</td><td>Normal Display Mode</td></tr><tr><td>HW Reset</td><td>Normal Display Mode ON</td></tr></table>													Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode	HW Reset	Normal Display Mode ON				
Status	Default Value																								
Power On Sequence	Normal Display Mode ON																								
SW Reset	Normal Display Mode																								
HW Reset	Normal Display Mode ON																								
Flow Chart	See Partial Area (30h)																								



6.2.6. Normal Display Mode ON (13h)

13h	Normal Display Mode ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h												
Parameter	No Parameter																								
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h) X = Don't care																								
Restriction	This command has no effect when Normal Display mode is active.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Normal Display Mode ON</td></tr><tr><td>SW Reset</td><td>Normal Display Mode</td></tr><tr><td>HW Reset</td><td>Normal Display Mode ON</td></tr></table>													Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode	HW Reset	Normal Display Mode ON				
Status	Default Value																								
Power On Sequence	Normal Display Mode ON																								
SW Reset	Normal Display Mode																								
HW Reset	Normal Display Mode ON																								
Flow Chart	See Partial Area (30h)																								





6.2.7. Display Inversion OFF (20h)

20h	Display Inversion OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	0	0	0	20h												
Parameter	No Parameter																								
Description	<p>This command is used to recover from display inversion mode.</p> <p>This command makes no change of the content of frame memory.</p> <p>This command doesn't change any other status.</p> <div><div>memory</div><div></div><div>→</div><div><div>Display Panel</div><div></div></div><p>X = Don't care</p></div>																								
Restriction	This command has no effect when module already is inversion OFF mode.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display Inversion OFF</td></tr><tr><td>SW Reset</td><td>Display Inversion OFF</td></tr><tr><td>HW Reset</td><td>Display Inversion OFF</td></tr></table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								
Flow Chart	<div><div><div>Display Inversion On Mode</div><div>↓</div><div>INVOFF(20h)</div><div>↓</div><div>Display Inversion Off Mode</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								



6.2.8. Display Inversion ON (21h)

21h	Display Inversion ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	0	0	1	21h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into display inversion mode.</p> <p>This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display.</p> <p>This command doesn't change any other status.</p> <p>To exit Display inversion mode, the Display inversion OFF command (20h) should be written..</p> <div><div>memory</div><div>Display Panel</div></div> <p>X = Don't care</p>																								
Restriction	This command has no effect when module already is inversion ON mode.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display Inversion OFF</td></tr><tr><td>SW Reset</td><td>Display Inversion OFF</td></tr><tr><td>HW Reset</td><td>Display Inversion OFF</td></tr></table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								
Flow Chart	<div><div><div>Display Inversion Off Mode</div><div>↓</div><div>INVOFF(21h)</div><div>↓</div><div>Display Inversion On Mode</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								


6.2.9. Display OFF (28h)

28h	Display OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	0	28h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <p>There will be no abnormal visible effect on the display.</p> <div><div>memory</div><div>Display Panel</div></div> <p>X = Don't care</p>																								
Restriction	This command has no effect when module is already in display off mode.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display OFF</td></tr><tr><td>SW Reset</td><td>Display OFF</td></tr><tr><td>HW Reset</td><td>Display OFF</td></tr></table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								
Flow Chart	<div></div> <div></div>																								

6.2.10. Display ON (29h)


29h	Display ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	1	29h												
Parameter	No Parameter																								
Description	<p>This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <div><div>memory</div><div></div><div>→</div><div><div>Display Panel</div><div></div></div><p>X = Don't care</p></div>																								
Restriction	This command has no effect when module is already in display on mode.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display OFF</td></tr><tr><td>SW Reset</td><td>Display OFF</td></tr><tr><td>HW Reset</td><td>Display OFF</td></tr></table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								
Flow Chart	<div><div><div>Display Off Mode</div><div>↓</div><div>DISPON(29h)</div><div>↓</div><div>Display ON Mode</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								

6.2.11. Column Address Set (2Ah)


2Ah	Column Address Set																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah												
1 st Parameter	1	1	↑	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Note1												
2 nd Parameter	1	1	↑	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0													
3 rd Parameter	1	1	↑	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1												
4 th Parameter	1	1	↑	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0													
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory..</p> <div><div>SC[15:0]</div><div>EC[15:0]</div></div> <p>X = Don't care</p>																								
Restriction	<p>SC [15:0] always must be equal to or less than EC [15:0].</p> <p>Note 1: When SC [15:0] or EC [15:0] is greater than 00EFh (When MADCTL's B5 = 0) or 013Fh (When MADCTL's B5 = 1), data of out of range will be ignored</p>																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th colspan="2">Default Value</th></tr><tr><td>Power On Sequence</td><td>SC [15:0]=0000h</td><td>EC [15:0]=00EFh</td></tr></table>													Status	Default Value		Power On Sequence	SC [15:0]=0000h	EC [15:0]=00EFh						
Status	Default Value																								
Power On Sequence	SC [15:0]=0000h	EC [15:0]=00EFh																							

SW Reset	SC [15:0]=0000h	If MADCTL's B5 = 0: EC [15:0]=00EFh
		If MADCTL's B5 = 1: EC [15:0]=013Fh
HW Reset	SC [15:0]=0000h	EC [15:0]=00EFh

Flow Chart




6.2.12. Row Address Set (2Bh)

2Bh	Row Address Set																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh												
1 st Parameter	1	1	↑	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1												
2 nd Parameter	1	1	↑	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0													
3 rd Parameter	1	1	↑	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1												
4 th Parameter	1	1	↑	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0													
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.</p> <div><div>Sc[15:0]→</div><div>EC[15:0]→</div></div> <p>X = Don't care</p>																								
Restriction	<p>SP [15:0] always must be equal to or less than EP [15:0]</p> <p>Note 1: When SP [15:0] or EP [15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 00EFh (When MADCTL's B5 = 1), data of out of range will be ignored.</p>																								
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default																									

Status	Default Value	
Power On Sequence	SP [15:0]=0000h	EP [15:0]=013Fh
SW Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=013Fh
		If MADCTL's B5 = 1: EP [15:0]=0EFh
HW Reset	SP [15:0]=0000h	EP [15:0]=013Fh


Flow Chart





6.2.13. Memory Write (2Ch)

2Ch	Memory Write																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch												
1 st Parameter	1	1	↑	D1 [17:0]									XX												
:	1	1	↑	Dx [17:0]									XX												
N th Parameter	1	1	↑	Dn [17:0]									XX												
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting.) Then D [17:0] is stored in frame memory and the column register and the page register incremented. Sending any other command can stop frame Write. X = Don't care.																								
Restriction	In all color modes, there is no restriction on length of parameters.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Contents of memory is set randomly</td></tr><tr><td>SW Reset</td><td>Contents of memory is not cleared</td></tr><tr><td>HW Reset</td><td>Contents of memory is not cleared</td></tr></table>													Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared				
Status	Default Value																								
Power On Sequence	Contents of memory is set randomly																								
SW Reset	Contents of memory is not cleared																								
HW Reset	Contents of memory is not cleared																								

Flow Chart





6.2.14. Partial Area (30h)

30h	Partial Area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	↑	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	↑	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	↑	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1	↑	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
Description	<p>This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.</p> <p>If End Row > Start Row when MADCTL B4=0:-</p>  <p>If End Row > Start Row when MADCTL B4=1:-</p>  <p>If End Row < Start Row when MADCTL B4=0:-</p>												



	<div><div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><</div></div></div></div>
--	--

Flow
Chart

1. To Enter Partial Mode




2. To Leave Partial Mode




6.2.15. Vertical Scrolling Definition (33h)

33h	Vertical Scrolling Definition												
	D/C X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	1	↑	XX	TFA [15:8]								00
2 nd Parameter	1	1	↑	XX	TFA [7:0]								00
3 rd Parameter	1	1	↑	XX	VSA [15:8]								01
4 th Parameter	1	1	↑	XX	VSA [7:0]								40
Description	<p>This command defines the Vertical Scrolling Area of the display.</p> <p>When MADCTL B4=0</p> <p>The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).</p> <p>The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.</p>												
	<div><div><div>TFA[15:0] →</div><div>Scroll Area VSA[15:0]</div></div><div><div>Top Fixed Area</div><div></div><div>Bottom Fixed Area</div></div><div><div>← First line read from memory</div></div></div> <p>When MADCTL B4=1</p> <p>The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).</p> <p>The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.</p>												

	<div></div> <p>X = Don't care.</p>														
Restriction															
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability														
Normal Mode On, Idle Mode Off, Sleep Out	Yes														
Normal Mode On, Idle Mode On, Sleep Out	Yes														
Partial Mode On, Idle Mode Off, Sleep Out	Yes														
Partial Mode On, Idle Mode On, Sleep Out	Yes														
Sleep In	Yes														
Default	<table><tr><th rowspan="2">Status</th><th colspan="2">Default Value</th></tr><tr><th>TFA [15:0]</th><th>VSA [15:0]</th></tr><tr><td>Power On Sequence</td><td>16'h0000h</td><td>16'h0140h</td></tr><tr><td>SW Reset</td><td>16'h0000h</td><td>16'h0140h</td></tr><tr><td>HW Reset</td><td>16'h0000h</td><td>16'h0140h</td></tr></table>	Status	Default Value		TFA [15:0]	VSA [15:0]	Power On Sequence	16'h0000h	16'h0140h	SW Reset	16'h0000h	16'h0140h	HW Reset	16'h0000h	16'h0140h
Status	Default Value														
	TFA [15:0]	VSA [15:0]													
Power On Sequence	16'h0000h	16'h0140h													
SW Reset	16'h0000h	16'h0140h													
HW Reset	16'h0000h	16'h0140h													


Flow Chart

1. To enter Vertical Scroll Mode :




Note : The Frame Memory Window size ,must be defined correctly otherwise undesirable image will be displayed.

2.Continuous Scroll :



3.To Leave Vertical Scroll Mode:





Note: Scroll Mode can be left by both the Normal Display Mode ON (13h) and Partial Mode ON (12h) commands.



6.2.16. Tearing Effect Line OFF (34h)

34h	Tearing Effect Line OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	0	1	0	0	34h												
Parameter	No Parameter																								
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line. X = Don't care.																								
Restriction	This command has no effect when Tearing Effect output is already OFF.																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>SW Reset</td><td>OFF</td></tr><tr><td>HW Reset</td><td>OFF</td></tr></table>													Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value																								
Power On Sequence	OFF																								
SW Reset	OFF																								
HW Reset	OFF																								
Flow Chart	<div><div><div>TE Line Output ON</div><div>TEOFF(34h)</div><div>TE Line Output OFF</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								

6.2.17. Tearing Effect Line ON (35h)

35h	Tearing Effect Line ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	0	1	0	1	35h												
Parameter	1	1	↑	XX	0	0	0	0	0	0	0	M	00												
Description	<p>This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line.</p> <p>When M=0: The Tearing Effect Output line consists of V-Blanking information only:</p> 																								
	<p>When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:</p> 																								
	<p>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care.</p>																								
Restriction	This command has no effect when Tearing Effect output is already ON																								
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>SW Reset</td><td>OFF</td></tr><tr><td>HW Reset</td><td>OFF</td></tr></tbody></table>													Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value																								
Power On Sequence	OFF																								
SW Reset	OFF																								
HW Reset	OFF																								

Flow Chart



6.2.18. Memory Access Control(36h)

36h	Tearing Effect Line ON												
	D/CX	RD X	WR X	D17- 8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
Parameter	1	1	↑	XX	MY	MX	MV	ML	BG R	MH	0	0	00

Description

This command defines read/write scanning direction of frame memory.
This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	These 3 bits control MCU to memory write/read direction.
MX	Column Address Order	
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.







Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.
X = Don't care.

MV(Row / Column Exchange bit)="0"

memorydisplay

MV(Row / Column Exchange bit)="1"

memorydisplay



Note: Top-Left (0,0) means a physical memory location.



Restriction This command has no effect when Tearing Effect output is already ON

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8'h00h</td></tr><tr><td>SW Reset</td><td>No change</td></tr><tr><td>HW Reset</td><td>8'h00h</td></tr></table>	Status	Default Value	Power On Sequence	8'h00h	SW Reset	No change	HW Reset	8'h00h
Status	Default Value								
Power On Sequence	8'h00h								
SW Reset	No change								
HW Reset	8'h00h								
Flow Chart	<div><div>MADCTR(36h)</div><div>↓</div><div>1st Parameter: MY, MX, MV, ML, RGB, MH</div></div> <div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div>								

6.2.19. Vertical Scrolling Start Address (37h)



37h	VSCRSADD (Vertical Scrolling Start Address)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	1	1	1	37h
1 st Parameter	1	1	↑	XX	VSP [15:8]								00
2 nd Parameter	1	1	↑	XX	VSP [7:0]								00
Description	<p>This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-</p> <p>When MADCTL B4=0</p> <p>Example:</p> <p>When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.</p> <div></div> <p>When MADCTL B4=1</p> <p>Example:</p> <p>When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.</p> <div></div>												
	<p><i>Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.</i></p> <p><i>(2) This command is ignored when the GC9307C enters Partial mode.</i></p>												

	X = Don't care												
Restriction	This command has no effect when Tearing Effect output is already ON												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>No</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>No</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	No	Partial Mode On, Idle Mode On, Sleep Out	No	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	No												
Partial Mode On, Idle Mode On, Sleep Out	No												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th>Default Value</th></tr> <tr> <th>VSP [15:0]</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>16'h0000h</td></tr> <tr> <td>SW Reset</td><td>16'h0000h</td></tr> <tr> <td>HW Reset</td><td>16'h0000h</td></tr> </tbody> </table>	Status	Default Value	VSP [15:0]	Power On Sequence	16'h0000h	SW Reset	16'h0000h	HW Reset	16'h0000h			
Status	Default Value												
	VSP [15:0]												
Power On Sequence	16'h0000h												
SW Reset	16'h0000h												
HW Reset	16'h0000h												
Flow Chart	See Vertical Scrolling Definition (33h) description.												

6.2.20. Idle Mode OFF (38h)

38h	Idle Mode OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h												
Parameter	No Parameter																								
Description	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 262,144 colors. X = Don't care.																								
Restriction	This command has no effect when module is already in idle off mode.																								
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Idle mode OFF</td></tr><tr><td>SW Reset</td><td>Idle mode OFF</td></tr><tr><td>HW Reset</td><td>Idle mode OFF</td></tr></tbody></table>													Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF				
Status	Default Value																								
Power On Sequence	Idle mode OFF																								
SW Reset	Idle mode OFF																								
HW Reset	Idle mode OFF																								
Flow Chart	<div><div><div>Idle mode on</div><div>IDMOFF(38h)</div><div>Idle mode off</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								

6.2.21. Idle Mode ON (39h)



39h	Idle Mode ON																																																																	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																					
Command	0	1	↑	XX	0	0	1	1	1	0	0	1	39h																																																					
Parameter	No Parameter																																																																	
Description	<p>This command is used to enter into Idle mode on.</p> <p>In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.</p> <div><div><p>Memory</p></div><div>→</div><div><p>Panel Display</p></div></div> <table><tr><th colspan="13">Memory Contents vs. Display Color</th></tr><tr><th></th><th>R5 R4 R3 R2</th><th>G5 G4 G3 G2</th><th>B5 B4 B3 B2</th></tr><tr><th></th><th>R1 R0</th><th>G1 G0</th><th>B1 B0</th></tr><tr><td>Black</td><td>0XXXXX</td><td>0XXXXX</td><td>0XXXXX</td></tr><tr><td>Blue</td><td>0XXXXX</td><td>0XXXXX</td><td>1XXXXX</td></tr><tr><td>Red</td><td>1XXXXX</td><td>0XXXXX</td><td>0XXXXX</td></tr><tr><td>Magenta</td><td>1XXXXX</td><td>0XXXXX</td><td>1XXXXX</td></tr><tr><td>Green</td><td>0XXXXX</td><td>1XXXXX</td><td>0XXXXX</td></tr><tr><td>Cyan</td><td>0XXXXX</td><td>1XXXXX</td><td>1XXXXX</td></tr><tr><td>Yellow</td><td>1XXXXX</td><td>1XXXXX</td><td>0XXXXX</td></tr><tr><td>White</td><td>1XXXXX</td><td>1XXXXX</td><td>1XXXXX</td></tr></table> <p>X = Don't care.</p>													Memory Contents vs. Display Color														R5 R4 R3 R2	G5 G4 G3 G2	B5 B4 B3 B2		R1 R0	G1 G0	B1 B0	Black	0XXXXX	0XXXXX	0XXXXX	Blue	0XXXXX	0XXXXX	1XXXXX	Red	1XXXXX	0XXXXX	0XXXXX	Magenta	1XXXXX	0XXXXX	1XXXXX	Green	0XXXXX	1XXXXX	0XXXXX	Cyan	0XXXXX	1XXXXX	1XXXXX	Yellow	1XXXXX	1XXXXX	0XXXXX	White	1XXXXX	1XXXXX	1XXXXX
	Memory Contents vs. Display Color																																																																	
		R5 R4 R3 R2	G5 G4 G3 G2	B5 B4 B3 B2																																																														
		R1 R0	G1 G0	B1 B0																																																														
Black	0XXXXX	0XXXXX	0XXXXX																																																															
Blue	0XXXXX	0XXXXX	1XXXXX																																																															
Red	1XXXXX	0XXXXX	0XXXXX																																																															
Magenta	1XXXXX	0XXXXX	1XXXXX																																																															
Green	0XXXXX	1XXXXX	0XXXXX																																																															
Cyan	0XXXXX	1XXXXX	1XXXXX																																																															
Yellow	1XXXXX	1XXXXX	0XXXXX																																																															
White	1XXXXX	1XXXXX	1XXXXX																																																															
Restriction	This command has no effect when module is already in idle off mode.																																																																	

Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability											
	Normal Mode On, Idle Mode Off, Sleep Out	Yes											
	Normal Mode On, Idle Mode On, Sleep Out	Yes											
	Partial Mode On, Idle Mode Off, Sleep Out	Yes											
	Partial Mode On, Idle Mode On, Sleep Out	Yes											
Sleep In	Yes												
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Idle mode OFF</td></tr><tr><td>SW Reset</td><td>Idle mode OFF</td></tr><tr><td>HW Reset</td><td>Idle mode OFF</td></tr></table>	Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF				
	Status	Default Value											
	Power On Sequence	Idle mode OFF											
	SW Reset	Idle mode OFF											
HW Reset	Idle mode OFF												
Flow Chart	<div><div><div>Idle mode off</div><div>↓</div><div>IDMON(39h)</div><div>↓</div><div>Idle mode on</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>												

6.2.22. COLMOD: Pixel Format Set (3Ah)


3Ah	Pixel Format Set																																																																																				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																								
Command	0	1	↑	XX	0	0	1	1	1	0	1	0	3Ah																																																																								
Parameter	1	1	↑	XX	0	DPI [2:0]			0	DBI [2:0]			66																																																																								
Description	<p>This command sets the pixel format for the RGB image data used by the interface. DPI [2:0] is the pixel format select of RGB interface and DBI [2:0] is the pixel format of MCU interface. If a particular interface, either RGB interface or MCU interface, is not used then the corresponding bits in the parameter are ignored. The pixel format is shown in the table below.</p> <table><tr><th colspan="3">DPI [2:0]</th><th>RGB Interface Format</th><th colspan="3">DBI [2:0]</th><th>MCU Interface Format</th></tr><tr><td>0</td><td>0</td><td>0</td><td>Reserved</td><td>0</td><td>0</td><td>0</td><td>Reserved</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Reserved</td><td>0</td><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Reserved</td><td>0</td><td>1</td><td>0</td><td>Reserved</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Reserved</td><td>0</td><td>1</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Reserved</td><td>1</td><td>0</td><td>0</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>1</td><td>16 bits / pixel</td><td>1</td><td>0</td><td>1</td><td>16 bits / pixel</td></tr><tr><td>1</td><td>1</td><td>0</td><td>18 bits / pixel</td><td>1</td><td>1</td><td>0</td><td>18 bits / pixel</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Reserved</td><td>1</td><td>1</td><td>1</td><td>Reserved</td></tr></table> <p>If using RGB Interface must selection serial interface. X = Don't care.</p>													DPI [2:0]			RGB Interface Format	DBI [2:0]			MCU Interface Format	0	0	0	Reserved	0	0	0	Reserved	0	0	1	Reserved	0	0	1	Reserved	0	1	0	Reserved	0	1	0	Reserved	0	1	1	Reserved	0	1	1	Reserved	1	0	0	Reserved	1	0	0	Reserved	1	0	1	16 bits / pixel	1	0	1	16 bits / pixel	1	1	0	18 bits / pixel	1	1	0	18 bits / pixel	1	1	1	Reserved	1	1	1	Reserved
	DPI [2:0]			RGB Interface Format	DBI [2:0]			MCU Interface Format																																																																													
	0	0	0	Reserved	0	0	0	Reserved																																																																													
	0	0	1	Reserved	0	0	1	Reserved																																																																													
	0	1	0	Reserved	0	1	0	Reserved																																																																													
	0	1	1	Reserved	0	1	1	Reserved																																																																													
	1	0	0	Reserved	1	0	0	Reserved																																																																													
	1	0	1	16 bits / pixel	1	0	1	16 bits / pixel																																																																													
	1	1	0	18 bits / pixel	1	1	0	18 bits / pixel																																																																													
	1	1	1	Reserved	1	1	1	Reserved																																																																													
Restriction	This command has no effect when module is already in idle off mode.																																																																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																												
Status	Availability																																																																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																				
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																																				
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																																				
Sleep In	Yes																																																																																				
Default	<table><tr><th rowspan="2">Status</th><th colspan="2">Default Value</th></tr><tr><th>DPI [2:0]</th><th>DBI [2:0]</th></tr><tr><td>Power On Sequence</td><td>3'b110</td><td>3'b110</td></tr><tr><td>SW Reset</td><td>No Change</td><td>No Change</td></tr><tr><td>HW Reset</td><td>3'b110</td><td>3'b110</td></tr></table>													Status	Default Value		DPI [2:0]	DBI [2:0]	Power On Sequence	3'b110	3'b110	SW Reset	No Change	No Change	HW Reset	3'b110	3'b110																																																										
Status	Default Value																																																																																				
	DPI [2:0]	DBI [2:0]																																																																																			
Power On Sequence	3'b110	3'b110																																																																																			
SW Reset	No Change	No Change																																																																																			
HW Reset	3'b110	3'b110																																																																																			

Flow Chart





6.2.23. Write Memory Continue (3Ch)

3Ch	write_memory_continue												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	D1[17. .8]	0	0	1	1	1	1	0	0	3Ch
1 st Parameter	1	1	↑	Dx[17. .8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	0003 FF
X th Parameter	1	1	↑	D1[17. .8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]	0003 FF
N th Parameter	1	1	↑	Dn[17. .8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	0003 FF
Option	<p>This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.</p> <p>If set_address_mode B5 = 0: Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.</p> <p>If set_address_mode B5 = 1: Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.</p> <p>Sending any other command can stop frame Write.</p> <p>Frame Memory Access and Interface setting (B3h), WEMODE=0 When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.</p> <p>Frame Memory Access and Interface setting (B3h), WEMODE=1 When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page</p>												

	number will be reset, and the exceeding data will be written into the following column and page.												
Restriction	A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>Random value</td></tr> <tr> <td>SW Reset</td><td>No change</td></tr> <tr> <td>HW Reset</td><td>No change</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	Random value	SW Reset	No change	HW Reset	No change				
Status	Default Value												
Power On Sequence	Random value												
SW Reset	No change												
HW Reset	No change												
Flow Chart	 <pre> graph TD A[write_memory_continue] --> B((Image data)) B --> C[Next Command] </pre> <p>The flow chart shows a sequence starting with a rectangular box labeled 'write_memory_continue', followed by an arrow pointing down to an oval labeled 'Image data', which then has an arrow pointing down to a rectangular box labeled 'Next Command'.</p> <p>Legend:</p> <ul style="list-style-type: none"> Command: Rectangular box Parameter: Parallelogram Display: Horizontal oval Action: Horizontal hexagon Mode: Horizontal rounded rectangle Sequential transfer: Horizontal oval with a tail 												

6.2.24. Set_Tear_Scanline (44h)

44h	Set_Tear_Scanline																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	0	0	1	0	0	44h												
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	0	STS [8]	00												
2 nd Parameter	1	1	↑	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00												
Description	<p>This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line equal the value of STS[8:0]</p> <div></div> <p>Note:that set_tear_scanline with STS is equivalent to set_tear_on with 8+GateN(N=1、2、3...320)</p> <p>eg:when the STS[8:0]=8,the TE will output at the position of Gate1. when the STS[8:0]=9,the TE will output at the position of Gate2. when the STS[8:0]=10,the TE will output at the position of Gate3.</p> <p>The Tearing Effect Output line shall be active low when the display module is in Sleep mode.</p>																								
Restriction																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>STS [8:0]=0000h</td></tr><tr><td>SW Reset</td><td>STS [8:0]=0000h</td></tr><tr><td>HW Reset</td><td>STS [8:0]=0000h</td></tr></table>													Status	Default Value	Power On Sequence	STS [8:0]=0000h	SW Reset	STS [8:0]=0000h	HW Reset	STS [8:0]=0000h				
Status	Default Value																								
Power On Sequence	STS [8:0]=0000h																								
SW Reset	STS [8:0]=0000h																								
HW Reset	STS [8:0]=0000h																								



6.2.25. Get_Scanline (45h)

45h	Get_Scanline																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	0	0	1	0	1	45h												
1 st Parameter	1	↑	1	XX	0	0	0	0	0	0	0	GTS [8]	00												
2 nd Parameter	1	↑	1	XX	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00												
Description	This command returns the setting value of STS[8:0] . When in Sleep Mode, the value returned by get_scanline is undefined.																								
Restriction	None																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>GTS [9:0]=0000h</td></tr><tr><td>SW Reset</td><td>GTS [9:0]=0000h</td></tr><tr><td>HW Reset</td><td>GTS [9:0]=0000h</td></tr></table>													Status	Default Value	Power On Sequence	GTS [9:0]=0000h	SW Reset	GTS [9:0]=0000h	HW Reset	GTS [9:0]=0000h				
Status	Default Value																								
Power On Sequence	GTS [9:0]=0000h																								
SW Reset	GTS [9:0]=0000h																								
HW Reset	GTS [9:0]=0000h																								
Flow Chart	<div><div><div>get_scanline</div><div>Wait 3us</div><div>Dummy Read</div><div>Send 1st parameter GTS[8]</div><div>Send 2nd parameter GTS[7:0]</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								



6.2.26. Write Display Brightness (51h)

51h	Write Display Brightness																								
	D/C X	RD X	W RX	D17- 8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	0	0	0	1	51h												
1 st Parameter	1	1	↑	XX	DB V[7]	DBV [6]	DBV[5]	DB V[4]	DBV [3]	DBV [6]	DBV [5]	DBV [4]	00												
Description	This command is used to adjust the brightness value of the display. It should be checked what is the relationship between this written value and output brightness of the display. This relationship is defined on the display module specification. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.																								
Restriction	None																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>DBV [7:0]= 8'h00</td></tr><tr><td>SW Reset</td><td>DBV [7:0]= 8'h00</td></tr><tr><td>HW Reset</td><td>DBV [7:0]= 8'h00</td></tr></table>													Status	Default Value	Power On Sequence	DBV [7:0]= 8'h00	SW Reset	DBV [7:0]= 8'h00	HW Reset	DBV [7:0]= 8'h00				
Status	Default Value																								
Power On Sequence	DBV [7:0]= 8'h00																								
SW Reset	DBV [7:0]= 8'h00																								
HW Reset	DBV [7:0]= 8'h00																								
Flow Chart	<div><div><div>WRDISBV</div><div>↓</div><div>DBV[7:0]</div><div>↓</div><div>New Display Brightness Value Loaded</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								

6.2.27. Write CTRL Display (53h)


53h	Write CTRL Display																															
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	0	1	↑	XX	0	1	0	1	0	0	1	1	53h																			
1 st Parameter	1	1	↑	XX	0	0	BCTRL	0	DD	BL	0	0	00																			
Description	<p>This command is used to return brightness setting.</p> <p>BCTRL: Brightness Control Block On/Off, ‘0’ = Off (Brightness registers are 00h) ‘1’ = On (Brightness registers are active, according to the DBV[7..0] parameters.)</p> <p>DD: Display Dimming ‘0’ = Display Dimming is off ‘1’ = Display Dimming is on</p> <p>BL: Backlight On/Off ‘0’ = Off (Completely turn off backlight circuit. Control lines must be low.) ‘1’ = On</p>																															
Restriction	<p>The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI.</p> <p>Only 2nd parameter is sent on DSI (The 1st parameter is not sent).</p>																															
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																															
Partial Mode On, Idle Mode Off, Sleep Out	Yes																															
Partial Mode On, Idle Mode On, Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table><thead><tr><th rowspan="2">Status</th><th colspan="3">Default Value</th></tr><tr><th>BCTRL</th><th>DD</th><th>BL</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>1'b0</td><td>1'b0</td><td>1'b0</td></tr><tr><td>SW Reset</td><td>1'b0</td><td>1'b0</td><td>1'b0</td></tr><tr><td>HW Reset</td><td>1'b0</td><td>1'b0</td><td>1'b0</td></tr></tbody></table>													Status	Default Value			BCTRL	DD	BL	Power On Sequence	1'b0	1'b0	1'b0	SW Reset	1'b0	1'b0	1'b0	HW Reset	1'b0	1'b0	1'b0
Status	Default Value																															
	BCTRL	DD	BL																													
Power On Sequence	1'b0	1'b0	1'b0																													
SW Reset	1'b0	1'b0	1'b0																													
HW Reset	1'b0	1'b0	1'b0																													

Flow Chart




6.2.28. Read ID1 (DAh)

DCh	Read ID2																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID3 [7:0]							Program value													
Description	<p>This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module/driver version ID</p> <p>The ID3 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value (After MTP program)</th></tr><tr><td>Power On Sequence</td><td>8'h00</td></tr><tr><td>SW Reset</td><td>8'h00</td></tr><tr><td>HW Reset</td><td>8'h00</td></tr></table>													Status	Default Value (After MTP program)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value (After MTP program)																								
Power On Sequence	8'h00																								
SW Reset	8'h00																								
HW Reset	8'h00																								




6.2.29. Read ID2 (DBh)

DCh	Read ID2																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID3 [7:0]								Program value												
Description	<p>This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module/driver version ID</p> <p>The ID3 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value (After MTP program)</th></tr><tr><td>Power On Sequence</td><td>8'h93</td></tr><tr><td>SW Reset</td><td>8'h93</td></tr><tr><td>HW Reset</td><td>8'h93</td></tr></table>													Status	Default Value (After MTP program)	Power On Sequence	8'h93	SW Reset	8'h93	HW Reset	8'h93				
Status	Default Value (After MTP program)																								
Power On Sequence	8'h93																								
SW Reset	8'h93																								
HW Reset	8'h93																								



6.2.30. Read ID3 (DCh)

DCh	Read ID2																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID3 [7:0]							Program value													
Description	<p>This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module/driver version ID</p> <p>The ID3 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table><tr><th>Status</th><th>Default Value (After MTP program)</th></tr><tr><td>Power On Sequence</td><td>8'h07</td></tr><tr><td>SW Reset</td><td>8'h07</td></tr><tr><td>HW Reset</td><td>8'h07</td></tr></table>													Status	Default Value (After MTP program)	Power On Sequence	8'h07	SW Reset	8'h07	HW Reset	8'h07				
Status	Default Value (After MTP program)																								
Power On Sequence	8'h07																								
SW Reset	8'h07																								
HW Reset	8'h07																								



6.3. Description of Level 2 Command

6.3.1. RGB Interface Signal Control (B0h)

B0h	RGB Interface Signal Control													
	D/ CX	RD X	WR X	D17- 8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h	
1 st Parameter	1	1	↑	XX	0	RCM[1]	RCM[0]	0	VSP L	HSP L	DP L	EP L	01	
Description	Sets the operation status of the display interface. The setting becomes effective as soon as the command is received. EPL : DE polarity (“0”= High enable for RGB interface, “1”= Low enable for RGB interface) DPL : DOTCLK polarity set (“0”= data fetched at the rising time, “1”= data fetched at the falling time) HSPL : HSYNC polarity (“0”= Low level sync clock, “1”= High level sync clock) VSPL : VSYNC polarity (“0”= Low level sync clock, “1”= High level sync clock) RCM [1:0] : RGB interface selection (refer to the RGB interface section).													
	RCM[1:0]		RI M	DPI[1:0]		RGB interface Mode		RGB Mode		Used Pins				
	1	0	0	1	1	0	18-bit RGB interface (262K colors)		DE Mode Valid data is determined by the DE signal	VSYNC,HSYNC,DE, DOTCLK,D[17:0]				
	1	0	0	1	0	1	16-bit RGB interface (65K colors)			VSYNC,HSYNC,DE, DOTCLK,D[17:13] & D[11:1]				
	1	0	1	-		6-bit RGB interface (262K colors)		VSYNC,HSYNC,DE, DOTCLK,D[5:0]						
	1	1	0	1	1	0	18-bit RGB interface (262K colors)		SYNC Mode In SYNC mode, DE signal is ignored; blanking porch is determined by B5h command	VSYNC,HSYNC,DO TCLK, D[17:0]				
	1	1	0	1	0	1	16-bit RGB interface (65K colors)			VSYNC,HSYNC,DO TCLK, D[17:13] & D[11:1]				
	1	1	1	-		6-bit RGB interface (262K colors)		VSYNC,HSYNC,DO TCLK, D[5:0]						
	Restriction													

Register Availability	Status		Availability			
	Normal Mode On, Idle Mode Off, Sleep Out		Yes			
	Normal Mode On, Idle Mode On, Sleep Out		Yes			
	Partial Mode On, Idle Mode Off, Sleep Out		Yes			
	Partial Mode On, Idle Mode On, Sleep Out		Yes			
	Sleep In		Yes			
Default	Default Value					
	Status	RCM[1:0]	VSPL	HSPL	DPL	EPL
	Power On Sequence	2'b00	1'b0	1'b0	1'b0	1'b1
	SW Reset	2'b00	1'b0	1'b0	1'b0	1'b1
	HW Reset	2'b00	1'b0	1'b0	1'b0	1'b1

6.3.2. Blanking Porch Control (B5h)




B5h	Blanking Porch Control												
	D/C X	RD X	WRX	D17- 8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	↑	XX	0	0	0	0	VFP [3:0]				08
2 nd Parameter	1	1	↑	XX	0	VBP [6:0]							02
3 rd Parameter	1	1	↑	XX	0	0	0	HBP [4:0]					14




Description	<p>Note:The Third parameter must write,but it is not valid.</p> <p>VFP [6:0] / VBP [6:0]: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.</p> <table><tr><th>VFP [6:0] VBP [6:0]</th><th>Number of HSYNC of front/back porch</th><th>VFP [6:0] VBP [6:0]</th><th>Number of HSYNC of front/back porch</th></tr><tr><td>0000000</td><td>Setting inhibited</td><td>1000000</td><td>64</td></tr><tr><td>0000001</td><td>Setting inhibited</td><td>1000001</td><td>65</td></tr><tr><td>0000010</td><td>2</td><td>1000010</td><td>66</td></tr><tr><td>0000011</td><td>3</td><td>1000011</td><td>67</td></tr><tr><td>0000100</td><td>4</td><td>1000100</td><td>68</td></tr><tr><td>0000101</td><td>5</td><td>1000101</td><td>69</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0111101</td><td>61</td><td>1111101</td><td>125</td></tr><tr><td>0111110</td><td>62</td><td>1111110</td><td>109.5</td></tr><tr><td>0111111</td><td>63</td><td>1111111</td><td>127</td></tr></table> <p><i>Note: VFP + VBP ≅ 254 HSYNC signals</i></p> <p>HBP [4:0]: HBP [4:0] bits specify the line number of horizontal back porch period respectively.</p> <table><tr><th>HBP [4:0]</th><th>Number of HSYNC of front/back porch</th></tr><tr><td>00000</td><td>Setting inhibited</td></tr><tr><td>00001</td><td>Setting inhibited</td></tr><tr><td>00010</td><td>2</td></tr><tr><td>00011</td><td>3</td></tr><tr><td>00100</td><td>4</td></tr><tr><td>00101</td><td>5</td></tr><tr><td>:</td><td>:</td></tr><tr><td>:</td><td>:</td></tr><tr><td>11101</td><td>30</td></tr><tr><td>11110</td><td>31</td></tr><tr><td>11111</td><td>32</td></tr></table>	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	0000000	Setting inhibited	1000000	64	0000001	Setting inhibited	1000001	65	0000010	2	1000010	66	0000011	3	1000011	67	0000100	4	1000100	68	0000101	5	1000101	69	:	:	:	:	:	:	:	:	0111101	61	1111101	125	0111110	62	1111110	109.5	0111111	63	1111111	127	HBP [4:0]	Number of HSYNC of front/back porch	00000	Setting inhibited	00001	Setting inhibited	00010	2	00011	3	00100	4	00101	5	:	:	:	:	11101	30	11110	31	11111	32
	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch																																																																					
	0000000	Setting inhibited	1000000	64																																																																					
	0000001	Setting inhibited	1000001	65																																																																					
	0000010	2	1000010	66																																																																					
	0000011	3	1000011	67																																																																					
	0000100	4	1000100	68																																																																					
	0000101	5	1000101	69																																																																					
	:	:	:	:																																																																					
	:	:	:	:																																																																					
	0111101	61	1111101	125																																																																					
	0111110	62	1111110	109.5																																																																					
	0111111	63	1111111	127																																																																					
	HBP [4:0]	Number of HSYNC of front/back porch																																																																							
	00000	Setting inhibited																																																																							
00001	Setting inhibited																																																																								
00010	2																																																																								
00011	3																																																																								
00100	4																																																																								
00101	5																																																																								
:	:																																																																								
:	:																																																																								
11101	30																																																																								
11110	31																																																																								
11111	32																																																																								
Restriction	EXTC should be high to enable this command																																																																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																												
Status	Availability																																																																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																								
Sleep In	Yes																																																																								

Default		Status	Default Value		
			VFP [6:0]	VBP [6:0]	HBP [4:0]
		Power On Sequence	7'h08	7'h02	5'h14
		SW Reset	7'h08	7'h02	5'h14
		HW Reset	7'h08	7'h02	5'h14

GC confidential

6.3.3. Display Function Control (B6h)

B6h	Display Function Control																			
	D/C X	RD X	WRX	D17- 8	D 7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h							
1 st Parameter	1	1	↑	XX	X	X	X	X	X	X	X	X	XX							
2 nd Parameter	1	1	↑	XX	X	GS	SS	SM	X				00							
3 rd Parameter	1	1	↑	XX	0	0	NL [5:0]						27							
Description	note: the first parameter must write,but it is not valid.																			
	SS: Select the shift direction of outputs from the source driver.																			
	<table><tr><th>SS</th><th>Source Output Scan Direction</th></tr><tr><td>0</td><td>S1 → S720</td></tr><tr><td>1</td><td>S720 → S1</td></tr></table>													SS	Source Output Scan Direction	0	S1 → S720	1	S720 → S1	
	SS	Source Output Scan Direction																		
	0	S1 → S720																		
1	S720 → S1																			
In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.																				
To assign R, G, B dots to the source driver pins from S1 to S720, set SS = 0. To assign R, G, B dots to the source driver pins from S720 to S1, set SS = 1.																				
Description	GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.																			
	<table><tr><th>GS</th><th>Gate Output Scan Direction</th></tr><tr><td>0</td><td>G1→G320</td></tr><tr><td>1</td><td>G320→G1</td></tr></table>													GS	Gate Output Scan Direction	0	G1→G320	1	G320→G1	
	GS	Gate Output Scan Direction																		
	0	G1→G320																		
	1	G320→G1																		
SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module																				
<table><tr><th>SM</th><th>GS</th><th>Scan Direction</th><th>Gate Output Sequence</th></tr><tr><td>0</td><td>0</td><td></td><td>G1 G2 G3 G4 → G317 G318 G319 G320</td></tr></table>													SM	GS	Scan Direction	Gate Output Sequence	0	0		G1 G2 G3 G4 → G317 G318 G319 G320
SM	GS	Scan Direction	Gate Output Sequence																	
0	0		G1 G2 G3 G4 → G317 G318 G319 G320																	

0	1		G320 G319 G318 G317 → G4 G3 G2 G1
1	0		G1 G3 → G317 G319 → G2 G4 → G318 G320
1	1		G320 G318 → G4 G2 → G319 G317 → G3 G1

NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL [5:0]						LCD Drive Line
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines
0	0	0	1	1	0	56 lines
0	0	0	1	1	1	64 lines
0	0	1	0	0	0	72 lines

NL [5:0]						LCD Drive Line
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines
0	1	1	0	1	1	224 lines
0	1	1	1	0	0	232 lines
0	1	1	1	0	1	240 lines

	<table><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>80 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>88 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>96 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>104 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>112 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>120 lines</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>128 lines</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>136 lines</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>144 lines</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>152 lines</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>160 lines</td></tr></table>	0	0	1	0	0	1	80 lines	0	0	1	0	1	0	88 lines	0	0	1	0	1	1	96 lines	0	0	1	1	0	0	104 lines	0	0	1	1	0	1	112 lines	0	0	1	1	1	0	120 lines	0	0	1	1	1	1	128 lines	0	1	0	0	0	0	136 lines	0	1	0	0	0	1	144 lines	0	1	0	0	1	0	152 lines	0	1	0	0	1	1	160 lines	<table><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>248 lines</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>256 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>264 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>272 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>280 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>288 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>296 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>304 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>312 lines</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>320 lines</td></tr><tr><td colspan="6">Others</td><td>Setting prohibited</td></tr></table>	0	1	1	1	1	0	248 lines	0	1	1	1	1	1	256 lines	1	0	0	0	0	0	264 lines	1	0	0	0	0	1	272 lines	1	0	0	0	1	0	280 lines	1	0	0	0	1	1	288 lines	1	0	0	1	0	0	296 lines	1	0	0	1	0	1	304 lines	1	0	0	1	1	0	312 lines	1	0	0	1	1	1	320 lines	Others						Setting prohibited
0	0	1	0	0	1	80 lines																																																																																																																																																						
0	0	1	0	1	0	88 lines																																																																																																																																																						
0	0	1	0	1	1	96 lines																																																																																																																																																						
0	0	1	1	0	0	104 lines																																																																																																																																																						
0	0	1	1	0	1	112 lines																																																																																																																																																						
0	0	1	1	1	0	120 lines																																																																																																																																																						
0	0	1	1	1	1	128 lines																																																																																																																																																						
0	1	0	0	0	0	136 lines																																																																																																																																																						
0	1	0	0	0	1	144 lines																																																																																																																																																						
0	1	0	0	1	0	152 lines																																																																																																																																																						
0	1	0	0	1	1	160 lines																																																																																																																																																						
0	1	1	1	1	0	248 lines																																																																																																																																																						
0	1	1	1	1	1	256 lines																																																																																																																																																						
1	0	0	0	0	0	264 lines																																																																																																																																																						
1	0	0	0	0	1	272 lines																																																																																																																																																						
1	0	0	0	1	0	280 lines																																																																																																																																																						
1	0	0	0	1	1	288 lines																																																																																																																																																						
1	0	0	1	0	0	296 lines																																																																																																																																																						
1	0	0	1	0	1	304 lines																																																																																																																																																						
1	0	0	1	1	0	312 lines																																																																																																																																																						
1	0	0	1	1	1	320 lines																																																																																																																																																						
Others						Setting prohibited																																																																																																																																																						
Restriction	EXTC should be high to enable this command																																																																																																																																																											
Register Availability	<table><tr><th>Status</th><th colspan="6">Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td colspan="6">Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td colspan="6">Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td colspan="6">Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td colspan="6">Yes</td></tr><tr><td>Sleep In</td><td colspan="6">Yes</td></tr></table>							Status	Availability						Normal Mode On, Idle Mode Off, Sleep Out	Yes						Normal Mode On, Idle Mode On, Sleep Out	Yes						Partial Mode On, Idle Mode Off, Sleep Out	Yes						Partial Mode On, Idle Mode On, Sleep Out	Yes						Sleep In	Yes																																																																																																																
Status	Availability																																																																																																																																																											
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																																																											
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																																																											
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																																																											
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																																																											
Sleep In	Yes																																																																																																																																																											
Default	<table><tr><th rowspan="2">Status</th><th colspan="5">Default Value</th></tr><tr><th>-</th><th>GS</th><th>SS</th><th>SM</th><th>NL[5:0]</th></tr><tr><td>Power On Sequence</td><td>-</td><td>1'b0</td><td>1'b0</td><td>1'b0</td><td>6'h27</td></tr><tr><td>HW Reset</td><td>-</td><td>1'b0</td><td>1'b0</td><td>1'b0</td><td>6'h27</td></tr></table>							Status	Default Value					-	GS	SS	SM	NL[5:0]	Power On Sequence	-	1'b0	1'b0	1'b0	6'h27	HW Reset	-	1'b0	1'b0	1'b0	6'h27																																																																																																																														
Status	Default Value																																																																																																																																																											
	-	GS	SS	SM	NL[5:0]																																																																																																																																																							
Power On Sequence	-	1'b0	1'b0	1'b0	6'h27																																																																																																																																																							
HW Reset	-	1'b0	1'b0	1'b0	6'h27																																																																																																																																																							

6.3.4. Interface Control (F6h)

F6h	Interface Control																													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																	
Command	0	1	↑	XX	1	1	1	1	0	1	1	0	F6h																	
1 st Parameter	1	1	1	XX	1	1	0	0	DM [1:0]		RM	RIM	C0																	
Description	DM [1:0]: Select the display operation mode.																													
	<table><tr><th>DM[1]</th><th>DM[0]</th><th>Display Operation Mode</th></tr><tr><td>0</td><td>0</td><td>Internal clock operation</td></tr><tr><td>0</td><td>1</td><td>RGB Interface Mode</td></tr><tr><td>1</td><td>0</td><td>VSYNC interface Mode</td></tr><tr><td>1</td><td>1</td><td>Setting disabled</td></tr></table>													DM[1]	DM[0]	Display Operation Mode	0	0	Internal clock operation	0	1	RGB Interface Mode	1	0	VSYNC interface Mode	1	1	Setting disabled		
	DM[1]	DM[0]	Display Operation Mode																											
	0	0	Internal clock operation																											
	0	1	RGB Interface Mode																											
	1	0	VSYNC interface Mode																											
1	1	Setting disabled																												
RM: Select the interface to access the GRAM.																														
Set RM to “1” when writing display data by the RGB interface.																														
<table><tr><th>RM</th><th>Interface for RAM Access</th></tr><tr><td>0</td><td>System interface/VSYNC interface</td></tr><tr><td>1</td><td>RGB interface</td></tr></table>													RM	Interface for RAM Access	0	System interface/VSYNC interface	1	RGB interface												
RM	Interface for RAM Access																													
0	System interface/VSYNC interface																													
1	RGB interface																													
RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.																														
<table><tr><th>RIM</th><th>COLMOD [6:4]</th><th>RGB Interface Mode</th></tr><tr><td rowspan="2">0</td><td>110 (262K color)</td><td>18- bit RGB interface (1 transfer/pixel)</td></tr><tr><td>101 (65K color)</td><td>16- bit RGB interface (1 transfer/pixel)</td></tr><tr><td>1</td><td>(262K color)</td><td>6- bit RGB interface (3 transfer/pixel)</td></tr></table>													RIM	COLMOD [6:4]	RGB Interface Mode	0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)	101 (65K color)	16- bit RGB interface (1 transfer/pixel)	1	(262K color)	6- bit RGB interface (3 transfer/pixel)							
RIM	COLMOD [6:4]	RGB Interface Mode																												
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)																												
	101 (65K color)	16- bit RGB interface (1 transfer/pixel)																												
1	(262K color)	6- bit RGB interface (3 transfer/pixel)																												
Restriction	EXTC should be high to enable this command																													
Register Availability																														
<table><tr><th colspan="2">Status</th><th>Availability</th></tr><tr><td colspan="2">Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td colspan="2">Sleep In</td><td>Yes</td></tr></table>													Status		Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes	Normal Mode On, Idle Mode On, Sleep Out		Yes	Partial Mode On, Idle Mode Off, Sleep Out		Yes	Partial Mode On, Idle Mode On, Sleep Out		Yes	Sleep In		Yes
Status		Availability																												
Normal Mode On, Idle Mode Off, Sleep Out		Yes																												
Normal Mode On, Idle Mode On, Sleep Out		Yes																												
Partial Mode On, Idle Mode Off, Sleep Out		Yes																												
Partial Mode On, Idle Mode On, Sleep Out		Yes																												
Sleep In		Yes																												

Default					
	Status	Default Value			
		MDT[1:0]	DM [1:0]	RM	RIM
	Power On Sequence	2'b00	2'b00	1'b0	1'b0
	SW Reset	2'b00	2'b00	1'b0	1'b0
	HW Reset	2'b00	2'b00	1'b0	1'b0

6.4. Description of Level 3 Command

6.4.1. Frame Rate (E8h)

E8h	Frame Rate												
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	0	1	0	0	0	E8h
1 st Parameter	1	1	↑	XX	DINV[3:0]				RTN1[3:0]				11
2 nd Parameter	1	1	↑	XX	RTN2[7:0]								40

DINV[3:0] : Set display inversion mode

DINV[3:0]	Inversion
0	column inversion
1	1 dot inversion
2	2 dot inversion
3	4 dot inversion
4	8 dot inversion

RTN1[3:0]/RTN2[7:0] :Set the frame rate when the internal resistor is used for oscillator circuit.

$$\text{Frame Rate} = 58.51\text{KHz}/(136*(\text{RTN1}+4)+\text{RTN2})$$

note: set rtn1 =1

rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)
8'd00	86.04	8'd10	84.07	8'd20	82.18	8'd30	80.37
8'd01	85.92	8'd11	83.95	8'd21	82.06	8'd31	80.26
8'd02	85.79	8'd12	83.83	8'd22	81.95	8'd32	80.15
8'd03	85.67	8'd13	83.71	8'd23	81.83	8'd33	80.04
8'd04	85.54	8'd14	83.59	8'd24	81.72	8'd34	79.93
8'd05	85.42	8'd15	83.47	8'd25	81.6	8'd35	79.82
8'd06	85.29	8'd16	83.35	8'd26	81.49	8'd36	79.71
8'd07	85.17	8'd17	83.23	8'd27	81.38	8'd37	79.61
8'd08	85.04	8'd18	83.11	8'd28	81.26	8'd38	79.5
8'd09	84.92	8'd19	82.99	8'd29	81.15	8'd39	79.39
8'd0A	84.8	8'd1A	82.88	8'd2A	81.04	8'd3A	79.28
8'd0B	84.67	8'd1B	82.76	8'd2B	80.93	8'd3B	79.17
8'd0C	84.55	8'd1C	82.64	8'd2C	80.81	8'd3C	79.07
8'd0D	84.43	8'd1D	82.52	8'd2D	80.7	8'd3D	78.96
8'd0E	84.31	8'd1E	82.41	8'd2E	80.59	8'd3E	78.85
8'd0F	84.19	8'd1F	82.29	8'd2F	80.48	8'd3F	78.75
rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)
8'd40	78.64	8'd50	76.99	8'd60	75.4	8'd70	73.88
8'd41	78.54	8'd51	76.89	8'd61	75.3	8'd71	73.78
8'd42	78.43	8'd52	76.78	8'd62	75.21	8'd72	73.69
8'd44	78.33	8'd55	76.68	8'd66	75.11	8'd77	73.6
8'd44	78.22	8'd54	76.58	8'd64	75.01	8'd74	73.51
8'd45	78.12	8'd55	76.48	8'd65	74.92	8'd75	73.41
8'd46	78.01	8'd56	76.38	8'd66	74.82	8'd76	73.32
8'd47	77.91	8'd57	76.28	8'd67	74.73	8'd77	73.23
8'd48	77.81	8'd58	76.18	8'd68	74.63	8'd78	73.14
8'd49	77.7	8'd59	76.09	8'd69	74.54	8'd79	73.05
8'd4A	77.6	8'd5A	75.99	8'd6A	74.44	8'd7A	72.96
8'd4B	77.5	8'd5B	75.89	8'd6B	74.35	8'd7B	72.86
8'd4C	77.39	8'd5C	75.79	8'd6C	74.25	8'd7C	72.77

Description

8'd4D	77.29	8'd5D	75.69	8'd6D	74.16	8'd7D	72.68
8'd4E	77.19	8'd5E	75.59	8'd6E	74.06	8'd7E	72.59
8'd4F	77.09	8'd5F	75.5	8'd6F	73.97	8'd7F	72.5
rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)
8'd80	72.41	8'd84	72.06				
8'd81	72.32	8'd85	71.97				
8'd82	72.23	8'd86	71.88				
8'd83	72.15	8'd87	71.79				

note: set rtn2=0x40

rtn1[3:0]	TE(Hz)	rtn1[3:0]	TE(Hz)	rtn1[3:0]	TE(Hz)	rtn1[3:0]	TE(Hz)
8'd00	96.23	8'd04	50.79	8'd08	34.5	8'd0C	26.12
8'd01	78.64	8'd05	45.43	8'd09	31.94	8'd0D	24.63
8'd02	66.49	8'd06	41.09	8'd0A	29.73	8'd0E	23.29
8'd03	57.59	8'd07	37.51	8'd0B	27.81	8'd0F	22.1

Restriction Inter_command should be set high to enable this command

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default	Status	Default Value		
		DINV[3:0]	RTN1[3:0]	RTN2[7:0]
	Power On Sequence	4'h1	4'h1	8'h40
	SW Reset	4'h1	4'h1	8'h40
	HW Reset	4'h1	4'h1	8'h40

6.4.2. SPI 2DATA control(E9h)

E9h	SPI 2DATA control																										
	D/C X	RD X	WRX	D17- 8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	1	1	1	0	1	0	0	1	E9h														
1 st Parameter	1	1	↑	XX	X	X	X	X	2data_ en	2data_mdt[2:0]		00															
Description	2DATA_EN : Set 2_data_line mode in 3-wire/4-wire SPI.																										
	2DATA_MDT[2:0] Set pixel data format in 2_data_line mode.																										
	<table><tr><th>2DATA_MDT[2:0]</th><th>Data Format</th></tr><tr><td>000</td><td>65K color 1pixle/transition</td></tr><tr><td>001</td><td>262K color 1pixle/transition</td></tr><tr><td>010</td><td>262K color 2/3pixle/transition</td></tr><tr><td>100</td><td>4M color 1pixle/transition</td></tr><tr><td>110</td><td>4M color 2/3pixle/transition</td></tr></table>													2DATA_MDT[2:0]	Data Format	000	65K color 1pixle/transition	001	262K color 1pixle/transition	010	262K color 2/3pixle/transition	100	4M color 1pixle/transition	110	4M color 2/3pixle/transition		
	2DATA_MDT[2:0]	Data Format																									
	000	65K color 1pixle/transition																									
	001	262K color 1pixle/transition																									
	010	262K color 2/3pixle/transition																									
100	4M color 1pixle/transition																										
110	4M color 2/3pixle/transition																										
Restriction	Inter command should be set high to enable this command																										
Register Availability																											
	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																									
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
	Normal Mode On, Idle Mode On, Sleep Out	Yes																									
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
	Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																										
Default																											
	<table><tr><th rowspan="2">Status</th><th colspan="2">Default Value</th></tr><tr><th>2DATA_EN</th><th>2DATA_MDT[2:0]</th></tr><tr><td>Power On Sequence</td><td>1'b0</td><td>3'b000</td></tr><tr><td>SW Reset</td><td>1'b0</td><td>3'b000</td></tr><tr><td>HW Reset</td><td>1'b0</td><td>3'b000</td></tr></table>													Status	Default Value		2DATA_EN	2DATA_MDT[2:0]	Power On Sequence	1'b0	3'b000	SW Reset	1'b0	3'b000	HW Reset	1'b0	3'b000
	Status	Default Value																									
		2DATA_EN	2DATA_MDT[2:0]																								
	Power On Sequence	1'b0	3'b000																								
SW Reset	1'b0	3'b000																									
HW Reset	1'b0	3'b000																									

6.4.3. Power Control 1 (C1h)

C1h	Power Control 1																					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h									
1 st Parameter	1	1	1	XX	X	X	X	X	0	0	VCIRE	0	00									
Description	VCIRE: Select the external reference voltage Vci or internal reference voltage VCIR. <table><tr><td>VCIRE=0</td><td>Internal reference voltage 2.5V (default)</td></tr><tr><td>VCIRE =1</td><td>External reference voltage Vci</td></tr></table>													VCIRE=0	Internal reference voltage 2.5V (default)	VCIRE =1	External reference voltage Vci					
VCIRE=0	Internal reference voltage 2.5V (default)																					
VCIRE =1	External reference voltage Vci																					
Restriction	Inter_command should be set high to enable this command																					
Default	<table><tr><th rowspan="2">Status</th><th>Default Value</th></tr><tr><th>VCIRE</th></tr><tr><td>Power On Sequence</td><td>1'b0</td></tr><tr><td>SW Reset</td><td>1'b0</td></tr><tr><td>HW Reset</td><td>1'b0</td></tr></table>													Status	Default Value	VCIRE	Power On Sequence	1'b0	SW Reset	1'b0	HW Reset	1'b0
Status	Default Value																					
	VCIRE																					
Power On Sequence	1'b0																					
SW Reset	1'b0																					
HW Reset	1'b0																					

6.4.4. Power Control 2 (C3h)

C3h	Power Control 2																																				
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																								
Command	0	1	↑	XX	1	1	0	0	0	0	1	1	C3h																								
1 st Parameter	1	1	↑	XX	X	vreg1_vbp_d[6:0]							3C																								
Description	<p>Set the voltage level value to output the VREG1A and VREG1B OUT level, which is a reference level for the grayscale voltage level.(Table is valid when vrh=0x28)</p> <p>VREG1A=(vrh+vbp_d)*0.02+4</p> <p>VREG1B=vbp_d*0.02+0.3</p> <table><tr><th>vreg1_vbp_d[6:0]</th><th>VREG1A/V</th><th>VREG1B/V</th></tr><tr><td>7'h00</td><td>4.8</td><td>0.3</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>N</td><td>(N+40)*0.02+4</td><td>N*0.02+0.3</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>7'h3C</td><td>6</td><td>1.5</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>7'h7F</td><td>7.34</td><td>2.84</td></tr></table>													vreg1_vbp_d[6:0]	VREG1A/V	VREG1B/V	7'h00	4.8	0.3	N	(N+40)*0.02+4	N*0.02+0.3	7'h3C	6	1.5	7'h7F	7.34	2.84
vreg1_vbp_d[6:0]	VREG1A/V	VREG1B/V																																			
7'h00	4.8	0.3																																			
...																																			
N	(N+40)*0.02+4	N*0.02+0.3																																			
...																																			
7'h3C	6	1.5																																			
...																																			
7'h7F	7.34	2.84																																			
Restriction	Inter_command should be set high to enable this command																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																				
Partial Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th rowspan="2">Status</th><th>Default Value</th></tr><tr><th>vreg1_vbp_d[6:0]</th></tr><tr><td>Power On Sequence</td><td>7h3c</td></tr><tr><td>SW Reset</td><td>7h3c</td></tr><tr><td>HW Reset</td><td>7h3c</td></tr></table>													Status	Default Value	vreg1_vbp_d[6:0]	Power On Sequence	7h3c	SW Reset	7h3c	HW Reset	7h3c															
Status	Default Value																																				
	vreg1_vbp_d[6:0]																																				
Power On Sequence	7h3c																																				
SW Reset	7h3c																																				
HW Reset	7h3c																																				

6.4.5. Power Control 3 (C4h)

C4h	Power Control 3												
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	0	0	1	0	0	C4h
1 st Parameter	1	1	↑	XX	X	vreg1_vbn_d[6:0]							3C
Description	Set the voltage level value to output the VREG2A OUT level, which is a reference level for the grayscale voltage level(Table is valid when vrh=0x28) VREG2A=(vbn_d-vrh)*0.02-3.4 VREG2B=vbn_d*0.02+0.3												
	vreg1_vbn_d[6:0]					VREG2A/V				VREG2B/V			
	7'h00					-4.2				0.3			
			
	N					N*0.02-4.2				N*0.02+0.3			
			
	7'h3C					-3				1.5			
			
	7'h7F					-1.66				2.84			
	Restriction	Inter_command should be set high to enable this command											
Register Availability													
	Status										Availability		
	Normal Mode On, Idle Mode Off, Sleep Out										Yes		
	Normal Mode On, Idle Mode On, Sleep Out										Yes		
	Partial Mode On, Idle Mode Off, Sleep Out										Yes		
	Partial Mode On, Idle Mode On, Sleep Out										Yes		
Sleep In										Yes			
Default													
	Status					Default Value							
						vreg1_vbn_d[6:0]							
	Power On Sequence					7'h3C							
	SW Reset					7'h3C							
HW Reset					7'h3C								

6.4.6. Power Control 4 (C9h)

C9h	Power Control 4																																				
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																								
Command	0	1	↑	XX	1	1	0	0	1	0	0	1	C9h																								
1 st Parameter	1	1	↑	XX	X	X	vrh[5:0]						28																								
Description	<p>Set the voltage level value to output the VREG1A OUT level, which is a reference level for the grayscale voltage level. (Table is valid when vbp_d=0x3C and vbn_d=0x3C)</p> <p>VREG1A=(vrh+vbp_d)*0.02+4</p> <p>VREG2A=(vbn_d-vrh)*0.02-3.4</p> <table><tr><th>vrh[5:0]</th><th>VREG1A/V</th><th>VREG2A/V</th></tr><tr><td>6'h00</td><td>5.2</td><td>-2.2</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>N</td><td>(N+60)*0.02+4</td><td>(100-N)*0.02-4.2</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>6'h28</td><td>6</td><td>-3</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>6'h3F</td><td>6.46</td><td>-3.46</td></tr></table>													vrh[5:0]	VREG1A/V	VREG2A/V	6'h00	5.2	-2.2	N	(N+60)*0.02+4	(100-N)*0.02-4.2	6'h28	6	-3	6'h3F	6.46	-3.46
	vrh[5:0]	VREG1A/V	VREG2A/V																																		
	6'h00	5.2	-2.2																																		
																																		
	N	(N+60)*0.02+4	(100-N)*0.02-4.2																																		
																																		
	6'h28	6	-3																																		
																																		
	6'h3F	6.46	-3.46																																		
	Restriction	Inter_command should be set high to enable this command																																			
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
	Status	Availability																																			
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																																			
	Normal Mode On, Idle Mode On, Sleep Out	Yes																																			
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																																			
	Partial Mode On, Idle Mode On, Sleep Out	Yes																																			
Sleep In	Yes																																				
Default	<table><tr><th rowspan="2">Status</th><th>Default Value</th></tr><tr><th>vrh[5:0]</th></tr><tr><td>Power On Sequence</td><td>6'h28</td></tr><tr><td>SW Reset</td><td>6'h28</td></tr><tr><td>HW Reset</td><td>6'h28</td></tr></table>													Status	Default Value	vrh[5:0]	Power On Sequence	6'h28	SW Reset	6'h28	HW Reset	6'h28															
	Status	Default Value																																			
		vrh[5:0]																																			
	Power On Sequence	6'h28																																			
	SW Reset	6'h28																																			
HW Reset	6'h28																																				

6.4.7. Power Control 6 (ECh)

ECh	Power Control 6															
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	XX	1	1	1	0	1	1	0	0	ECh			
1 st Parameter	1	1	↑	XX		avdd_clk_ad[2:0]				avee_clk_ad[2:0]			33			
2 st Parameter	1	1	↑	XX						vcl_clk_ad[2:0]			02			
3 st Parameter	1	1	↑	XX	vgh_clk_ad[3:0]				vgl_clk_ad[3:0]				88			
Description	Set the ChargePump frequency output(Fosc is equal to RC oscillator)															
	vcl_clk_ad[2:0]			vcl_clk(Mhz)			avee_clk_ad[2:0]		avee_clk(Mhz)		avdd_clk_ad[2:0]		avdd_clk(Mhz)			
	3'h00			Fosc*(3/4)			3'h00		Fosc*(2/4)		3'h00		Fosc*(2/4)			
	3'h01			Fosc*(4/4)			3'h01		Fosc*(3/4)		3'h01		Fosc*(3/4)			
	3'h02			Fosc*(5/4)			3'h02		Fosc*(4/4)		3'h02		Fosc*(4/4)			
	3'h03			Fosc*(6/4)			3'h03		Fosc*(5/4)		3'h03		Fosc*(5/4)			
	3'h04			Fosc*(7/4)			3'h04		Fosc*(6/4)		3'h04		Fosc*(6/4)			
	3'h05			Fosc*(8/4)			3'h05		Fosc*(7/4)		3'h05		Fosc*(7/4)			
	3'h06			Fosc*(9/4)			3'h06		Fosc*(8/4)		3'h06		Fosc*(8/4)			
	3'h07			Fosc*(10/4)			3'h07		Fosc*(9/4)		3'h07		Fosc*(9/4)			
	vgh_clk_ad[3:0]		vgh_clk(Mhz)		vgh_clk_ad[3:0]		vgh_clk(Mhz)		vgl_clk_ad[3:0]		vgl_clk(Mhz)		vgl_clk(Mhz)			
	4'h00		Fosc*(5/4)		4'h08		Fosc*(20/4)		4'h00		Fosc*(5/4)		4'h08		Fosc*(20/4)	
	4'h01		Fosc*(6/4)		4'h09		Fosc*(22/4)		4'h01		Fosc*(6/4)		4'h09		Fosc*(22/4)	
	4'h02		Fosc*(8/4)		4'h0a		Fosc*(24/4)		4'h02		Fosc*(8/4)		4'h0a		Fosc*(24/4)	
	4'h03		Fosc*(10/4)		4'h0b		Fosc*(26/4)		4'h03		Fosc*(10/4)		4'h0b		Fosc*(26/4)	

		4)		4)		4)		4)																													
	4'h04	Fosc*(12/4)	4'h0c	Fosc*(28/4)	4'h04	Fosc*(12/4)	4'h0c	Fosc*(28/4)																													
	4'h05	Fosc*(14/4)	4'h0d	Fosc*(30/4)	4'h05	Fosc*(14/4)	4'h0d	Fosc*(30/4)																													
	4'h06	Fosc*(16/4)	4'h0e	Fosc*(40/4)	4'h06	Fosc*(16/4)	4'h0e	Fosc*(40/4)																													
	4'h07	Fosc*(18/4)	4'h0f	Fosc*(50/4)	4'h07	Fosc*(18/4)	4'h0f	Fosc*(50/4)																													
Restriction	Inter_command should be set high to enable this command																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>								Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																				
Partial Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th rowspan="2">Status</th><th colspan="5">Default Value</th></tr><tr><th>avdd_clk_ad[2:0]</th><th>avee_clk_ad[2:0]</th><th>vcl_clk_ad[2:0]</th><th>vgh_clk_ad[3:0]</th><th>vgl_clk_ad[3:0]</th></tr><tr><td>Power On Sequence</td><td>3'h3</td><td>3'h3</td><td>3'h2</td><td>4'h8</td><td>4'h8</td></tr><tr><td>SW Reset</td><td>3'h3</td><td>3'h3</td><td>3'h2</td><td>4'h8</td><td>4'h8</td></tr><tr><td>HW Reset</td><td>3'h3</td><td>3'h3</td><td>3'h2</td><td>4'h8</td><td>4'h8</td></tr></table>								Status	Default Value					avdd_clk_ad[2:0]	avee_clk_ad[2:0]	vcl_clk_ad[2:0]	vgh_clk_ad[3:0]	vgl_clk_ad[3:0]	Power On Sequence	3'h3	3'h3	3'h2	4'h8	4'h8	SW Reset	3'h3	3'h3	3'h2	4'h8	4'h8	HW Reset	3'h3	3'h3	3'h2	4'h8	4'h8
Status	Default Value																																				
	avdd_clk_ad[2:0]	avee_clk_ad[2:0]	vcl_clk_ad[2:0]	vgh_clk_ad[3:0]	vgl_clk_ad[3:0]																																
Power On Sequence	3'h3	3'h3	3'h2	4'h8	4'h8																																
SW Reset	3'h3	3'h3	3'h2	4'h8	4'h8																																
HW Reset	3'h3	3'h3	3'h2	4'h8	4'h8																																

6.4.8. Power Control 7(A7h)

A7h	Power Control 7												
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	0	0	1	1	1	A7h
1 st Parameter	1	1	↑	XX	0	1	0	0	vdd_ad[3:0]			48	
Description	vdd_ad: Set the voltage level value to output the VCORE level,												
	vdd_ad[3:0]		VCORE(V)		vdd_ad[3:0]		VCORE(V)						
	4'h00		1.483		4'h08		1.994						
	4'h01		1.545		4'h09		2.109						
	4'h02		1.590		4'□0a		2.193						
	4'h03		1.638		4'h0b		2.286						
	4'h04		1.714		4'h0c		2.385						
	4'h05		1.279		4'h0d		1.713						
	4'h06		1.859		4'h0e		1.713						
	4'h07		1.925		4'h0f		1.713						
Restriction	Inter_command should be set high to enable this command												
Register Availability													
	Status										Availability		
	Normal Mode On, Idle Mode Off, Sleep Out										Yes		
	Normal Mode On, Idle Mode On, Sleep Out										Yes		
	Partial Mode On, Idle Mode Off, Sleep Out										Yes		
	Partial Mode On, Idle Mode On, Sleep Out										Yes		
	Sleep In										Yes		
Default													
	Status					Default Value							
						vdd_ad[3:0]							
	Power On Sequence					4'b48							
	SW Reset					4'b48							
	HW Reset					4'b48							

6.4.9. Inter Register Enable1(FEh)

FEh	Inter register enable 1																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	1	1	1	1	0	FEh												
Parameter	No Parameter																								
Description	<p>This command is used for Inter_command controlling.</p> <p>To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously.</p> <p>Once Inter_command is set high, only hardware or software reset can turn it to low.</p> <div><div><div>Inter_command is low</div><div>↓</div><div>write command Inter register enable 1 (FEh)</div><div>↓</div><div>write command Inter register enable 2 (EFh)</div><div>↓</div><div>Inter_command is high</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div>																								
Restriction																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default																									

6.4.10. Inter Register Enable2(EFh)

EFh	Inter register enable 2																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	0	1	1	1	1	EFh												
Parameter	No Parameter																								
Description	<div><p>This command is used for Inter_command controlling.</p><p>To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously.</p><p>Once Inter_command is set high, only hardware or software reset can turn it to low.</p><div><div><div>Inter_command is low</div><div>↓</div><div>write command Inter register enable 1 (FEh)</div><div>↓</div><div>write command Inter register enable 2 (EFh)</div><div>↓</div><div>Inter_command is high</div></div><div><div>Command</div><div>Parameter</div><div>Display</div><div>Action</div><div>Mode</div><div>Sequential transfer</div></div></div></div>																								
Restriction																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default																									

6.4.11. SET_GAMMA1 (F0h)

F0h	SET_GAMMA1																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	1	0	0	0	0	F0h												
1 st Parameter	1	1	↑	XX	dig2gam_ dig2j0_n[1:0]		dig2gam_vr1_n[5:0]						80												
2 nd Parameter	1	1	↑	XX	dig2gam_ dig2j1_n[1:0]		dig2gam_vr2_n[5:0]						03												
3 st Parameter	1	1	↑	XX				dig2gam_vr4_n[4:0]					08												
4 nd Parameter	1	1	↑	XX				dig2gam_vr6_n[4:0]					06												
5 st Parameter	1	1	↑	XX	dig2gam_vr0_n[3:0]				dig2gam_vr13_n[3:0]				05												
6 nd Parameter	1	1	↑	XX		dig2gam_vr20_n[6:0]							2B												
Description	dig2gam_dig2j0_n[1:0]: γ gradient adjustment register for negative polarity dig2gam_dig2j1_n[1:0]: γ gradient adjustment register for negative polarity dig2gam_vr0_n[3:0]: γ gradient adjustment register for negative polarity dig2gam_vr1_n[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr2_n[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr4_n[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr6_n[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr13_n[3:0]: γ gradient adjustment register for negative polarity dig2gam_vr20_n[6:0]: γ gradient adjustment register for negative polarity																								
Restriction	Inter_command should be set high to enable this command																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default	Status	Default Value					
		dig2gam_ dig2j0_n[1:0]	dig2gam_ _dig2j1_ _n[1:0]	dig2gam_ _vr0_n[3: 0]	dig2gam_ _vr1_n[5: 0]	dig2gam_ _vr2_n[5: 0]	dig2gam_ _vr4_n[4: 0]
	Power On Sequenc e	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08
	SW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08
	HW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08

Default	Status	Default Value					
		dig2gam_ vr6_n[4:0]	dig2gam_ _vr13_n[3:0]	dig2gam_ _vr20_n[6:0]			
	Power On Sequenc e	5'h06	4'h05	7'h2b			
	SW Reset	5'h06	4'h05	7'h2b			
	HW Reset	5'h06	4'h05	7'h2b			

6.4.12. SET_GAMMA2 (F1h)

F1h	SET_GAMMA2																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	1	0	0	0	1	F1h												
1 st Parameter	1	1	↑	XX		dig2gam_vr43_n[6:0]							41												
2 nd Parameter	1	1	↑	XX	dig2gam_vr27_n[2:0]			dig2gam_vr57_n[4:0]					97												
3 st Parameter	1	1	↑	XX	dig2gam_vr36_n[2:0]			dig2gam_vr59_n[4:0]					98												
4 nd Parameter	1	1	↑	XX			dig2gam_vr61_n[5:0]						13												
5 st Parameter	1	1	↑	XX			dig2gam_vr62_n[5:0]						17												
6 nd Parameter	1	1	↑	XX	dig2gam_vr50_n[3:0]				dig2gam_vr63_n[3:0]				CD												
Description	dig2gam_vr43_p[6:0]: γ gradient adjustment register for negative polarity dig2gam_vr27_p[2:0]: γ gradient adjustment register for negative polarity dig2gam_vr57_p[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr59_p[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr36_p[2:0]: γ gradient adjustment register for negative polarity dig2gam_vr61_p[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr62_p[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr50_p[3:0]: γ gradient adjustment register for negative polarity dig2gam_vr63_p[3:0]: γ gradient adjustment register for negative polarity																								
Restriction	Inter_command should be set high to enable this command																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default		Default Value					
	Status	dig2gam_vr43_p[6:0]	dig2gam_vr27_p[2:0]	dig2gam_vr57_p[4:0]	dig2gam_vr59_p[4:0]	dig2gam_vr36_p[2:0]	dig2gam_vr61_p[5:0]
	Power On Sequence	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	SW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13
	HW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13

Default		Default Value					
	Status	dig2gam_vr62_p[5:0]	dig2gam_vr50_p[3:0]	dig2gam_vr63_p[3:0]			
	Power On Sequence	6'h17	4'h0C	4'h0D			
	SW Reset	6'h17	4'h0C	4'h0D			
	HW Reset	6'h17	4'h0C	4'h0D			

6.4.13. SET_GAMMA3 (F2h)

F2h	SET_GAMMA3																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	1	0	0	1	0	F2h												
1 st Parameter	1	1	↑	XX	dig2gam_ dig2j0_p[1:0]		dig2gam_vr1_p[5:0]						40												
2 nd Parameter	1	1	↑	XX	dig2gam_ dig2j1_p[1:0]		dig2gam_vr2_p[5:0]						03												
3 st Parameter	1	1	↑	XX				dig2gam_vr4_p[4:0]					08												
4 nd Parameter	1	1	↑	XX				dig2gam_vr6_p[4:0]					0B												
5 st Parameter	1	1	↑	XX	dig2gam_vr0_p[3:0]				dig2gam_vr13_p[3:0]				08												
6 nd Parameter	1	1	↑	XX		dig2gam_vr20_p[6:0]							2E												
Description	dig2gam_dig2j0_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_dig2j1_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_vr1_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr6_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity																								
Restriction	Inter_command should be set high to enable this command																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default	Default Value					
	Status	dig2gam_ dig2j0_p[1:0]	dig2gam_ _dig2j1_ p[1:0]	dig2gam_ _vr1_p[5: 0]	dig2gam_ _vr2_p[5: 0]	dig2gam_ _vr4_p[4: 0]
	Power On Sequenc e	2'h01	2'h00	6'h00	6'h03	5'h08
	SW Reset	2'h01	2'h00	6'h00	6'h03	5'h08
	HW Reset	2'h01	2'h00	6'h00	6'h03	5'h08
Default	Default Value					
	Status	dig2gam_ vr0_p[3:0]	dig2gam_ _vr13_p[3:0]	dig2gam_ _vr20_p[6:0]		
	Power On Sequenc e	4'h00	4'h08	7'h2E		
	SW Reset	4'h00	4'h08	7'h2E		
	HW Reset	4'h00	4'h08	7'h2E		


6.4.14. SET_GAMMA4 (F3h)

F3h	SET_GAMMA4																								
	D/C X	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	1	0	0	1	1	F3h												
1 st Parameter	1	1	↑	XX		dig2gam_vr43_p[6:0]							3F												
2 nd Parameter	1	1	↑	XX	dig2gam_vr27_p[2:0]			dig2gam_vr57_p[4:0]					98												
3 st Parameter	1	1	↑	XX	dig2gam_vr36_p[2:0]			dig2gam_vr59_p[4:0]					B4												
4 nd Parameter	1	1	↑	XX			dig2gam_vr61_p[5:0]						14												
5 st Parameter	1	1	↑	XX			dig2gam_vr62_p[5:0]						18												
6 nd Parameter	1	1	↑	XX	dig2gam_vr50_p[3:0]				dig2gam_vr63_p[3:0]				CD												
Description	dig2gam_vr43_p[6:0]: γ gradient adjustment register for positive polarity dig2gam_vr27_p[2:0]: γ gradient adjustment register for positive polarity dig2gam_vr57_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr36_p[2:0]: γ gradient adjustment register for positive polarity dig2gam_vr59_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr61_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr62_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr50_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr63_p[3:0]: γ gradient adjustment register for positive polarity																								
Restriction	Inter_command should be set high to enable this command																								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default		Default Value					
	Status	dig2gam_vr43_p[6:0]	dig2gam_vr27_p[2:0]	dig2gam_vr57_p[4:0]	dig2gam_vr36_p[2:0]	dig2gam_vr59_p[4:0]	dig2gam_vr61_p[5:0]
	Power On Sequence	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14
	SW Reset	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14
	HW Reset	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14

Default		Default Value					
	Status	dig2gam_vr62_p[5:0]	dig2gam_vr50_p[3:0]	dig2gam_vr63_p[3:0]			
	Power On Sequence	6'h18	4'h0C	4'h0D			
	SW Reset	6'h18	4'h0C	4'h0D			
	HW Reset	6'h18	4'h0C	4'h0D			

7. Application



8. Electrical Characteristics

8.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9307C is used out of the absolute maximum ratings, GC9307C may be permanently damaged. To use GC9307C within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9307C will malfunction and cause poor reliability.

Table43.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Supply voltage(Digital)	VCORE	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range	VO	V	-0.3~IOVCC+0.3
Operation temperature	Topr	°C	-40~+80
Storage temperature	Tstg	°C	-55~+110
<p><i>Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.</i></p>			

8.2. DC Characteristics

General DC Characteristics

Table44.

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.34	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	12.0	Note3
Gate Driver Low Voltage	VGL	V	-	-11.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	23	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*IO VCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSSC	-	0.3*IO VCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IO VCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSSC	-	0.2*IO VCC	Note1,2,3
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or VSSC	-0.1	-	+0.1	Note1,2,3
Source Driver							
Source Output Range	Vsout	V	-	VREG 2	-	VREG 1	Note4

Note 1: IOVCC=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage)°C

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: $V_{CI}=2.6V$

Note6: $V_{CI}=3.3V$

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value

GC confidential

8.3. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be power down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after

RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.


Note 1: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

Note 2: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.

Note 3: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation.

Otherwise function is not guaranteed.

The power on/off sequence is illustrated below



8.4. AC Characteristics

8.4.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I)

Figure90.





Table45.

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	380	-	ns	
	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control H pulse duration	90	-	ns	
	trdl	Read Control L pulse duration	70	-	ns	
D[17:0], D[15:0], D[8:0],	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	

D[7:0]	tratfm	Read access time	-	340	ns	CL=8pF
	trod	Read output disable time	20	80	ns	


Note: $T_a = -30$ to $70\text{ }^{\circ}\text{C}$, $\text{IOVCC}=1.65\text{V}$ to 3.3V , $\text{VCI}=2.5\text{V}$ to 3.3V , $\text{VSS}=0\text{V}$

Figure91.



CSX timings :


Figure92.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

Figure92.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

8.4.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II)

Figure93.






Table46.

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	380	-	ns	
	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:0], D[17:10] &D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = -30$ to $70\text{ }^{\circ}\text{C}$, $\text{IOVCC}=1.65\text{V}$ to 3.3V , $\text{VCI}=2.5\text{V}$ to 3.3V , $\text{VSS}=0\text{V}$.


Figure94.

CSX timings :

Figure95.

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

Figure96.

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

8.4.3. Display Serial Interface Timing Characteristics (3-line SPI system)

Figure97.





Table47.

Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	10	-	ns	
	tshw	SCL "H" Pulse Width (Write)	5	-	ns	
	tslw	SCL "L" Pulse Width (Write)	5	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI (Input)	tsds	Data setup time (Write)	5	-	ns	
	tsdh	Data hold time (Write)	5	-	ns	
SDA/SDO (Outp)	tacc	Access time (Read)	10	-	ns	
CSX	tsc	SCL-CSX	10	-	ns	
	tchwh	CSX "H" Pulse Width	10	-	ns	
	tcsw	CSX-SCL Time	20	-	ns	
	tcs		40	-	ns	

Note: $T_a = 25\text{ }^{\circ}\text{C}$, $IOVCC=1.65\text{V to }3.3\text{V}$, $VCI=2.5\text{V to }3.3\text{V}$, $VSSA=VSSC=0\text{V}$

Figure98.

8.4.4. Display Serial Interface Timing Characteristics (4-line SPI system)

Figure98.





Table48.

Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t_{css}	Chip select time (Write)	20	-	ns	
	t_{csh}	Chip select hold time (Read)	40	-	ns	
SCL	t_{wc}	Serial Clock Cycle (Write)	10	-	ns	
	t_{wrh}	SCL "H" Pulse Width (Write)	5	-	ns	
	t_{wrl}	SCL "L" Pulse Width (Write)	5	-	ns	
	t_{rc}	Serial Clock Cycle (Read)	150	-	ns	
	t_{rdh}	SCL "H" Pulse Width (Read)	60	-	ns	
	t_{rdl}	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	t_{as}	D/CX setup time	10	-	ns	
	t_{ah}	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI (Input)	t_{ds}	Data setup time (Write)	5	-	ns	
	t_{dh}	Data hold time (Write)	5	-	ns	
SDA/SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	

Note: $T_a = 25\text{ }^{\circ}\text{C}$, $IOVCC=1.65\text{V to }3.3\text{V}$, $VCI=2.5\text{V to }3.3\text{V}$, $AGND=VSS=0\text{V}$

Figure99.



8.4.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics

Figure100.




Table49.

Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC/HSYN C	tsyns	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	
	tpdh	Date hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	15	-	ns	
	PWDL	DOTCLK low-level period	15	-	ns	
	tcycd	DOTCLK cycle time	150	-	ns	
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	
VSYNC/HSYN C	tsyns	VSYNC/HSYNC setup time	15	-	ns	6-bit bus RGB interface mode
	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	
	tpdh	Date hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level pulse period	15	-	ns	
	PWDL	DOTCLK low-level pulse period	15	-	ns	
	tcycd	DOTCLK cycle time	55	-	ns	
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	

Note: $T_a = -30$ to $70\text{ }^{\circ}\text{C}$, $IOVCC = 1.65\text{V}$ to 3.3V , $VCI = 2.5\text{V}$ to 3.3V , $AGND = VSS = 0\text{V}$

Figure101.