







USB Channel Switching



USB Selective Enable



Type-C Interface



Title:	MAIN-Poart
Drawing No:	Version: V1.0
Drawn By: 郑晓	Date: 20240614
Size: A3	Sheet: 1 of 3

Reset



SDRAM 64M 16bit





Debug Uart



Real-time Clock



Rule

CLK	阻抗控制在50Ω，线径10mil，线间距≥20mil,线长≤1000mil
CS CKE RAS CAS WE	线径5mil，线间距≥10mil,与CLK等长，误差<±100mil
A0-A11 BS0 BS1	线径5mil，线间距≥10mil,与CLK等长，误差<±100mil
DQ0-DQ7 LDQM	线径5mil，线间距≥8mil，数据组内等长，误差≤±20mil
DQ0-DQ7 UDQM	线径5mil，线间距≥8mil，数据组内等长，误差≤±20mil

CLK



MCUs Power Filtering



SDRAM Power Filtering



SpiFlash Memories



Debug





DFU (Reserve)



HW REVER



电压	版本	电压	版本
+3.3V	Ver1.0	+1.43V	Ver1.5
+3V	Ver1.1	+1.1V	Ver1.6
+2.64V	Ver1.2	+0.57V	Ver1.7
+2.18V	Ver1.3	+0V	Ver1.8
+1.81V	Ver1.4		

Title:	MAIN-MCU/SDRAM		
Drawing No:		Version:	V1.0
Drawn By:	郑晓	Date:	20241010
Size	A3	Sheet:	2 of 3

TFT-LCD

Pixel pitch (W XH)：0.153x0.153mm



SD card



BACK Lamp



Title:	MAIN-Display
Drawing No:	Version: V1.0
Drawn By: 郑晓	Date: 20240614
Size: A3	Sheet: 3 of 3