
EPC8010 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}$, 160 m Ω I_D , 4 A










Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very $low \ R_{DS(on)'} \ while \ its \ lateral \ device \ structure \ and \ majority \ carrier \ diode \ provide \ exceptionally \ low \ Q_G$ and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

	Maximum Ratings					
	PARAMETER VALUE UNIT					
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V			
I _D	Continuous (T _A = 25°C, R _{0JA} = 27°C/W)	4	Α			
	Pulsed (25°C, $T_{PULSE} = 300 \mu s$)	7.5				
W	Gate-to-Source Voltage	6	V			
V _{GS}	Gate-to-Source Voltage	-4	V			
T _J	Operating Temperature	-40 to 150	- °C			
T _{STG}	Storage Temperature	-40 to 150	C			

Thermal Characteristics					
PARAMETER TYP UNIT					
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	8.2			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	16	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	82			

Note 1: R_{AJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details



EPC8010 eGaN FETs are supplied only in passivated die form with solder bars Die Size: 2.1 x 0.85 mm

Applications

- Ultra High Speed DC-DC Conversion
- RF Envelope Tracking
- · Wireless Power Transfer
- Game Console and Industrial Movement Sensing (Lidar)

Benefits

- · Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra Low Q₆
- · Ultra Small Footprint



Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER TEST CONDITIONS MIN TYP MAX UNIT					
BV_DSS	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 125 \mu\text{A}$	100			V
I _{DSS}	Drain-Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		20	100	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.1	0.5	mA
I _{GSS}	Gate-to-Source Reverse Leakage	V _{GS} = -4 V		20	100	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 0.25 \text{ mA}$	80	1.4	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, I}_{D} = 0.5 \text{ A}$		120	160	mΩ
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		2.5		V

Specifications are with substrate connected to source where applicable.

Dynamic Characteristics (T _J = 25°C unless otherwise stated)								
	PARAMETER TEST CONDITIONS MIN TYP MAX UNIT							
C _{ISS}	Input Capacitance			43	55	"F		
C _{oss}	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		25	36	pF		
C _{RSS}	Reverse Transfer Capacitance			0.3	0.5			
R_{G}	Gate Resistance			0.3		Ω		
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, \ V_{GS} = 5 \text{ V}, \ I_{D} = 1 \text{ A}$		360	480			
Q_{GS}	Gate-to-Source Charge			130				
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_{D} = 1 \text{ A}$		60	100			
Q _{G(TH)}	Gate Charge at Threshold			100		pC		
Q _{OSS}	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		2200	3300			
Q_{RR}	Source-Drain Recovery Charge			0				

Specifications are with substrate connected to source where applicable.






Figure 2: Transfer Characteristics




Figure 3: R_{DS(on)} vs. V_{GS} for Various Drain Currents





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



EPC8010 eGaN® FET DATASHEET






Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature




Figure 9: Normalized Threshold Voltage vs. Temperature






Figure 10: Gate Leakage Current



All measurements were done with substrate shortened to source.

Figure 12: Gain Chart



Frequency	Gate (Z _{GS})	Drain (Z _{DS})
[MHz]	[Ω]	[Ω]
200	2.54 – j11.18	22.54 – j23.91
500	1.57 – j4.20	6.01 – j15.53
1000	0.94 - j0.23	1.85 – j6.89
1200	0.97 + j0.89	1.47 – j4.87
1500	0.97 + j2.38	1.51 – j2.52
2000	1.08 + j4.80	2.09 + j0.41
2400	1.21 + j6.74	2.50 + j2.25
3000	1.62 + j10.34	3.05 + j5.00

S-Parameter Table - Download S-parameter files at www.epc-co.com

Figure 11: Smith Chart

S-Parameter Characteristics $V_{GSQ}=1.34~V,~V_{DSQ}=50~V,~I_{DQ}=0.50~A$ Pulsed Measurement, Heat-Sink Installed, $Z_0=50~\Omega$




Figure 13: Device Reflection




Figure 14: Taper and Reference Plane details – Device Connection

Micro-Strip design: 2-layer $\frac{1}{2}$ oz (17.5 µm) thick copper 30 mil thick RO4350 substrate





Figure 15: Transient Thermal Response Curves








Figure 16: Safe Operating Area



TAPE AND REEL CONFIGURATION




	EPC8010 (note 1)		
Dimension (mm)	target	min	max
а	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Die is placed into pocket solder bump side down (face side down)


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS



Part	Laser Markings				
Number	Part #	Lot_Date Code	Lot_Date Code		
	Marking Line 1	Marking line 2	Marking Line 3		
EPC8010	8010	YYYY	ZZZZ		



Dim	Micrometers			
Dim	Min	Nominal	Max	
A	2020	2050	2080	
В	820	850	880	
С	555	580	605	
d	400	400	400	
e	600	600	600	
f	200	225	250	
g	175	200	225	
h	425	450	475	
i	175	200	225	
j	400	400	400	

Pad no. 1 is Gate


Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source


Pad no. 4 is Drain

Pad no. 6 is Substrate*

*Substrate pin should be connected to Source



RECOMMENDED LAND PATTERN (measurements in µm)



The land pattern is solder mask defined.
Solder mask opening is 5 µm smaller per side than bump.

Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver


Pad no. 3 and 5 are Source


Pad no. 4 is Drain

Pad no. 6 is Substrate*

*Substrate pin should be connected to Source

RECOMMENDED STENCIL DRAWING (measurements in µm)





Blue = bump, Gray = stencil

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing. Intended for use with SAC305 Type 3 solder, reference 88.5% metals content. Additional assembly resources available at: https://epc-co.com/epc/design-support/assemblybasics

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN® is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.
Revised July 2023