

LDOI MARK II instruction set

Instruction format

Jump instructions

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
NOP	NOP	Idle operation	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00000b don't care
RETI	RETI	Return from interrupt	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00001b don't care
RETC	RETC	Return from call (subroutine)	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00001b don't care
CALL	CALL addr	Jump to subroutine at address 'addr' return using RETC	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00011b don't care addr
JMP	JMP addr	Jump to address 'addr' (for next instruction)	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00100b don't care addr
JZ	JZ addr	Jump to address 'addr' (for next instruction) if ZF is set	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00101b don't care addr
JC	JC addr	Jump to address 'addr' (for next instruction) if CF is set	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00110b don't care addr

Jump instructions (continued)

Instruction	Usage	Explanation	Format			
JE	JE addr	Jump to address 'addr' (for next instruction) if EF is set	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00111b don't care addr
JG	JG addr	Jump to address 'addr' (for next instruction) if GF is set	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01000b don't care addr
JS	JS addr	Jump to address 'addr' (for next instruction) if SF is set	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01001b don't care addr

Register / memory instructions

Instruction	Usage	Explanation	Format			
MOVL	MOVL Rd, L	Move literal value L to register Rd	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01010b 0-7 L
MOVR	MOVR Rd, Rs	Move register Rs to register Rd	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 01011b 0-7 0-7 don't care
LDR	LDR Rd, [addr]	Move contents of memory location [addr] to register Rd	<i>field</i> opcode Rd addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01100b 0-7 addr

Register / memory instructions (continued)

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
STR	STR [addr], Rs	Move register Rs to memory location [addr]	field opcode Rs addr	length 5 bit 3 bit 3 bit	bits 15-11 10-8 7-0	value 01101b 0-7 addr
PUSH	PUSH Rs	Move content of register Rd to stack	field opcode Rd don't care	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 01110b 0-7 don't care
POP	POP Rd	Copy last stack entry to register Rd	field opcode Rs don't care	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 01111b 0-7 don't care

ALU operations - single operand

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
NOT	NOT Rds	Take bitwise complement of Rds (result in Rds) flags: ZF	field opcode Rds Rds don't care	length 5 bit 3 bit 3 bit 5 bit	bits 15-11 10-8 7-5 4-0	value 10000b 0-7 same as above don't care
RR	RR Rds	Shift value in Rds 1 bit to the right (result in Rds) flags: CF, ZF	field opcode Rds Rds don't care	length 5 bit 3 bit 3 bit 3 bit	bits 15-11 10-8 7-5 4-0	value 10001b 0-7 same as above don't care
RL	RL Rds	Shift value in Rds 1 bit to the left (result in Rds) flags: CF, ZF	field opcode Rds Rds don't care	length 5 bit 3 bit 3 bit 3 bit	bits 15-11 10-8 7-5 4-0	value 10010b 0-7 same as above don't care

ALU operations - single operand (continued)

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
SWAP	SWAP Rds	Swap nibbles in Rds (result in Rds) flags: ZF	<i>field</i> opcode Rds Rds don't care	<i>length</i> 5 bit 3 bit 3 bit 3 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10011b 0-7 same as above don't care
INC	INC Rds	Increment Rds (+1) (result in Rds) flags: CF, ZF	Virtual instruction: assembled as ADDL Rds, 01			
DEC	DEC Rds	Decrement Rds (-1) (result in Rds) flags: CF, ZF	Virtual instruction: assembled as SUBL Rds ,01			
CLR	CLR Rds	Clear Rds (=0) (result in Rds) no flags affected	Virtual instruction: assembled as MOVL Rds, 00			

ALU operaties - two operands

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
ANDL	AND Rd, L	Bitwise logical AND of Rd and L (result in Rd) flags: ZF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 10100b 0-7 L
ANDR	ANDR Rd, Rs	Bitwise logical AND of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10101b 0-7 0-7 don't care
ORL	ORL Rd, L	Bitwise logical OR of Rd and L (result in Rd) flags: ZF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 10110b 0-7 L

ALU operaties - two operands (continued)

Instruction	Usage	Explanation	Format			
ORR	ORR Rd, Rs	Bitwise logical OR of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10111b 0-7 0-7 don't care
XORL	XORL Rd, L	Bitwise logical XOR of Rd and L (result in Rd) flags: ZF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 11000b 0-7 L
XORR	XORR Rd, Rs	Bitwise logical XOR of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 11001b 0-7 0-7 don't care
ADDL	ADDL Rd, L	Addition of Rd and L (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 11010b 0-7 L
ADDR	ADDR Rd, Rs	Addition of Rd and Rs (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 11011b 0-7 0-7 don't care
SUBL	SUBL Rd, L	Subtraction of Rd and L (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 11100b 0-7 L
SUBR	SUBR Rd, Rs	Subtraction of Rd and Rs (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 11101b 0-7 0-7 don't care

ALU operaties - two operands (continued 2)

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
CMPL	ADDL Rd, L	Comparison of Rd and L (<, >, =) (no result, only flags) flags: EF, SF, GF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11110b
			Rd	3 bit	10-8	0-7
			L	8 bit	7-0	L
CMPR	ADDR Rd, Rs	Comparison of Rd and Rs (<, >, =) (no result, only flags) flags: EF, SF, GF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11111b
			Rd	3 bit	10-8	0-7
			Rs	3 bit	7-5	0-7
			don't care	3 bit	4-0	don't care