

LDOI MARK II instruction set

Instruction format

Jump instructions

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
NOP	NOP	Idle operation	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00000b don't care
RETI	RETI	Return from interrupt	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00001b don't care
RETC	RETC	Return from call (subroutine)	<i>field</i> opcode don't care	<i>length</i> 5 bit 11 bit	<i>bits</i> 15-11 10-0	<i>value</i> 00001b don't care
CALL	CALL addr	Jump to subroutine at address 'addr' return using RETC	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00011b don't care addr
JMP	JMP addr	Jump to address 'addr' (for next instruction)	<i>field</i> opcode don't care addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00100b don't care addr
JZ	JZ addr	Jump to address 'addr' (for next instruction) if ZF is set	<i>field</i> opcode flag addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00101b 000b addr
JC	JC addr	Jump to address 'addr' (for next instruction) if CF is set	<i>field</i> opcode flag addr	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 00101b 001b addr

Jump instructions (continued)

Instruction	Usage	Explanation	Format			
JE	JE addr	Jump to address 'addr' (for next instruction) if EF is set	field opcode flag addr	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 00101b 010b addr
JG	JG addr	Jump to address 'addr' (for next instruction) if GF is set	field opcode flag addr	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 00101b 011b addr
JS	JS addr	Jump to address 'addr' (for next instruction) if SF is set	field opcode flag addr	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 00101b 100b addr

Register / memory instructions

Instruction	Usage	Explanation	Format			
MOVL	MOVL Rd, L	Move literal value L to register Rd	field opcode Rd L	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 01000b 0-7 L
MOVR	MOVR Rd, Rs	Move register Rs to register Rd	field opcode Rd Rs don't care	length 5 bit 3 bit 3 bit 5 bit	bits 15-11 10-8 7-5 4-0	value 01001b 0-7 0-7 don't care
LDR	LDR Rd, addr	Move contents of memory location 'addr' to register Rd	field opcode Rd addr	length 5 bit 3 bit 8 bit	bits 15-11 10-8 7-0	value 01010b 0-7 addr

Register / memory instructions (continued)

Instruction	Usage	Explanation	Format			
STR	STR addr, Rs	Move register Rs to memory location 'addr'	<i>field</i> opcode Rs addr	<i>length</i> 5 bit 3 bit 3 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01011b 0-7 addr
LDRR	LDRR Rd, Rs	Move contents of the memory location, contained in Rs, to Rd	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 01001b 0-7 0-7 don't care
STRR	STRR Rd, Rs	Move the contents of Rs to the memory location, contained in Rd	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 01001b 0-7 0-7 don't care
PUSH	PUSH Rs	Move content of register Rd to stack	<i>field</i> opcode Rd don't care	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01110b 0-7 don't care
POP	POP Rd	Copy last stack entry to register Rd	<i>field</i> opcode Rs don't care	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 01111b 0-7 don't care

ALU operations - single operand

Instruction	Usage	Explanation	Format			
NOT	NOT Rds	Take bitwise complement of Rds (result in Rds) flags: ZF	<i>field</i> opcode Rds Rds don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10000b 0-7 same as above don't care

ALU operations - single operand (continued)

Instruction	Usage	Explanation	Format			
RR	RR Rds	Shift value in Rds 1 bit to the right (result in Rds) flags: CF, ZF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10001b
			Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
RL	RL Rds	Shift value in Rds 1 bit to the left (result in Rds) flags: CF, ZF	don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10010b
			Rds	3 bit	10-8	0-7
SWAP	SWAP Rds	Swap nibbles in Rds (result in Rds) flags: ZF	Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
INC	INC Rds	Increment Rds (+1) (result in Rds) flags: CF, ZF	Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
DEC	DEC Rds	Decrement Rds (-1) (result in Rds) flags: CF, ZF	opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
CLR	CLR Rds	Clear Rds (=0) (result in Rds) no flags affected	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
INC	INC Rds	Increment Rds (+1) (result in Rds) flags: CF, ZF	don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7
DEC	DEC Rds	Decrement Rds (-1) (result in Rds) flags: CF, ZF	Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
CLR	CLR Rds	Clear Rds (=0) (result in Rds) no flags affected	Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
INC	INC Rds	Increment Rds (+1) (result in Rds) flags: CF, ZF	opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
			don't care	3 bit	4-0	don't care
DEC	DEC Rds	Decrement Rds (-1) (result in Rds) flags: CF, ZF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7
			Rds	3 bit	7-5	same as above
CLR	CLR Rds	Clear Rds (=0) (result in Rds) no flags affected	don't care	3 bit	4-0	don't care
			<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10011b
			Rds	3 bit	10-8	0-7

ALU operations - two operands

Instruction	Usage	Explanation	Format			
ANDL	AND Rd, L	Bitwise logical AND of Rd and L (result in Rd) flags: ZF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	10100b
			Rd	3 bit	10-8	0-7
			L	8 bit	7-0	L

ALU operaties - two operands (continued)

Instruction	Usage	Explanation	Format			
ANDR	ANDR Rd, Rs	Bitwise logical AND of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10101b 0-7 0-7 don't care
ORL	ORL Rd, L	Bitwise logical OR of Rd and L (result in Rd) flags: ZF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 10110b 0-7 L
ORR	ORR Rd, Rs	Bitwise logical OR of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 10111b 0-7 0-7 don't care
XORL	XORL Rd, L	Bitwise logical XOR of Rd and L (result in Rd) flags: ZF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 11000b 0-7 L
XORR	XORR Rd, Rs	Bitwise logical XOR of Rd and Rs (result in Rd) flags: ZF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 11001b 0-7 0-7 don't care
ADDL	ADDL Rd, L	Addition of Rd and L (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd L	<i>length</i> 5 bit 3 bit 8 bit	<i>bits</i> 15-11 10-8 7-0	<i>value</i> 11010b 0-7 L
ADDR	ADDR Rd, Rs	Addition of Rd and Rs (result in Rd) flags: ZF, CF	<i>field</i> opcode Rd Rs don't care	<i>length</i> 5 bit 3 bit 3 bit 5 bit	<i>bits</i> 15-11 10-8 7-5 4-0	<i>value</i> 11011b 0-7 0-7 don't care

ALU operaties - two operands (continued 2)

<i>Instruction</i>	<i>Usage</i>	<i>Explanation</i>	<i>Format</i>			
SUBL	SUBL Rd, L	Subtraction of Rd and L (result in Rd) flags: ZF, CF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11100b
			Rd	3 bit	10-8	0-7
			L	8 bit	7-0	L
SUBR	SUBR Rd, Rs	Subtraction of Rd and Rs (result in Rd) flags: ZF, CF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11101b
			Rd	3 bit	10-8	0-7
			Rs	3 bit	7-5	0-7
CMPL	ADDL Rd, L	Comparison of Rd and L (<, >, =) (no result, only flags) flags: EF, SF, GF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11110b
			Rd	3 bit	10-8	0-7
			L	8 bit	7-0	L
CMPR	ADDR Rd, Rs	Comparison of Rd and Rs (<, >, =) (no result, only flags) flags: EF, SF, GF	<i>field</i>	<i>length</i>	<i>bits</i>	<i>value</i>
			opcode	5 bit	15-11	11111b
			Rd	3 bit	10-8	0-7
			Rs	3 bit	7-5	0-7
			don't care	3 bit	4-0	don't care