


You can do it ,do it like me . JTAG download .JIC to EPCS16
Open Quartusii11.0 or high version



Convert Programming File - F:/A-C4E6/Verilog-Examples/LEDB/ledwater - ledwater

File Tools Window

Specify the input files to convert and the type of programming file to generate.
You can also import input file information from other files and save the conversion setup information created here for future use.

Conversion setup files

Open Conversion Setup Data... Save Conversion Setup...

Output programming file

Programming file type: Programmer Object File (.pof)

Options... Configuration device: EPC16 Mode: 1-bit Passive Serial

File name: output_file.pof

Advanced... Remote/Local update difference file: NONE

☒ Memory Map File

Input files to convert

File/Data area	Properties	Start Address
Options		0x00010000
SOF Data	Page_0	<auto>

Add Hex Data
Add Sof Page
Add File...
Remove
Up
Down
Properties

Generate Close Help

Convert Programming File - F:/A-C4E6/Verilog-Examples/LEDB/ledwater - ledwater

File Tools Window

Specify the input files to convert and the type of programming file to generate.
You can also import input file information from other files and save the conversion setup information created here for future use.

Conversion setup files

Open Conversion Setup Data... Save Conversion Setup...

Output programming file

Programming file type: Programmer Object File (.pof)

Options... Hexadecimal (Intel-Format) Output File for SRAM (.hexout)
Programmer Object File (.pof)
Raw Binary File (.rbf)
Tabular Text File (.tbf)
Hexadecimal (Intel-Format) Output File for EPC4/8/16 (.hexout)
Programmer Object File for Remote Update (.pof)
Programmer Object File for Local Update (.pof)
Raw Programming Data File (.rpd)
JTAG Indirect Configuration File (.jic)

File name:



Advanced...



Input files to convert



File/Data area	Properties	Start Address
Options		0x00010000
SOF Data	Page_0	<auto>



Add Hex Data
Add Sof Page
Add File...
Remove
Up
Down
Properties



Generate Close Help
























You can power off and power on . Or press K1 REconfigure FPGA. . Will be ok .