

Firstly, we introduce the JTAG interface. We know that FPGA is itself a SRAM structure. Use JTAG to download program, power, will be lost. JTAG interface the FPGA is mainly used to debug a program. For example, we use FPGA, you can use the SignalTap logic analyzer to bring their own internal FPGA, the data transfer to QuartusII above analysis. In NIOS II/SOPC, JTAG_UART can be used to print data. FPGA through JTAG download.SOF file


FPGA in the JTAG mode, board LED D2 will light when you Download, if FPGA . success of configuration. LED D2 will not light .




For example you can do it Open Quartusii




Now our add ByteBlasterII download cable











Now our use USB Blaster download cable





