




# Debug DDR3 in Xilinx Environment







## new\_project





## Add IPcore









**Arbitration for C3 - DDR3 SDRAM**

Select either round robin or custom for port arbitration. You can alter the port priorities in custom arbitration. For each time slot, the leftmost port number has the highest priority. The order of port priority decreases from left to right. Each port should be given highest priority in at least one time slot. Below ports will be set to a warning symbol if the port is not given highest priority in at least one time slot.

Select Arbitration Algorithm: Round Robin

Port0 ☒ Port1 ☒ Port2 ☒ Port3 ☒

Timeslot 0	0123
Timeslot 1	1230
Timeslot 2	2301
Timeslot 3	3012
Timeslot 4	0123
Timeslot 5	1230
Timeslot 6	2301
Timeslot 7	3012
Timeslot 8	0123
Timeslot 9	1230
Timeslot 10	2301
Timeslot 11	3012

User Guide MCB User Guide Version Info < Back Next> Cancel

**FPGA Options for C3 - DDR3 SDRAM**

**Memory Interface Pin Termination**

- ☒ **Calibrated Input Termination:** Provides calibrated on-die input termination resistors. Calibration requires two extra pins to be added to the interface: RZQ and ZIO. An external resistor with a value 2x trace impedance needs to be connected from RZQ pin to ground, and the ZIO pins need to be left unconnected. These additional pins and their locations will be listed in the generated UCF constraints file.
- ☐ **Un-calibrated Input Termination:** Provides un-calibrated (approximated) on-die input termination resistors to Vcco and Ground.
- ☐ **External Input Termination:** Provides discrete termination resistors for the controller on the PCB.

DQ/DQS: 25 Ohms

**Select RZQ pin location:** This pin is required for all MCB designs. If Calibrated Input Termination is used, this pin must have a resistor of value 2R to ground, where R is the desired input termination value. Otherwise, it may be left as a no-connect (NC). **L6**

The selected design's timing has not been verified with non-default RZQ locations



**Select ZIO pin location:** ZIO must be placed on a bonded pin in the package, but there should be no board trace connected to this pin (no-connect). **C2**

The selected design's timing has not been verified with non-default ZIO locations.


**Debug Signals for Memory Controller:** This allows the debug signals to be monitored on the ChipScope tool. Selecting this option will port map the debug signals to the ChipScope modules in the design top module. Debug is supported only for one controller. **Enable**

**System Clock:** Choose the desired input clock configuration. **Single-Ended**


User Guide MCB User Guide Version Info < Back Next> Cancel







The original three modules (example\_top.v pull to the end) need to remove the comment, add IPcore instead



**ICON (ChipScope Pro - Integrated Controller)**

Component Name: icon

☐ Generate Example Design

ICON Parameters

Number of Control Ports: 2

Trigger Port Settings

Number Of Trigger Ports: 1

Max Sequence Levels: 1

☐ Use RPMs

☐ Enable Trigger Output Port

Storage Settings

Sample On: Rising

Sample Data Depth: 1024

☒ Enable Storage Qualification

☐ Data Same As Trigger

Data Port Width: 256 Range: 1..4096

**VIO (ChipScope Pro - Virtual Input/Output)**

Component Name: vio

☐ Generate Example Design

VIO Parameters

☒ Enable Asynchronous Input Port Width: 7 Range: 1..256

☐ Enable Asynchronous Output Port Width: 8 Range: 1..256

☐ Enable Synchronous Input Port Width: 8 Range: 1..256

☐ Enable Synchronous Output Port Width: 8 Range: 1..256

☐ Invert Clock Input

example\_top.ucf

E:\ise\_project\ddr3\_test\ipcore\_dir\ddr3\_test\example\_design\par

Modify

```
#####
# Status Signals
#####
NET "error"
NET "calib_done"
NET "calib_done"
NET "error"

IOSTANDARD = LVCMOS33 ;
IOSTANDARD = LVCMOS33 ;
LOC = "R3" ;
LOC = "T3" ;
```

板子上的LED灯