

Debug DDR3 in Xilinx Environment






new_project









Add IPcore

















































The original three modules (example top.v pull to the end)

need to remove the comment, add IPcore instead











Modify