

FPGA on-chip ROM Read and Write Experiment

Technical Email: alinx@aithtech.com

Sales Email: rachel.zhou@alinx.com

1 Experiment Introduction

This lab will introduce you how to use the internal ROM of the FPGA and the data read operation of the program.

2 Experiment Principle

Xilinx has provided the IP core of "ROM" for us in VIVADO. We only need to instantiate a ROM through IP core and read the data stored in ROM according to the read timing of ROM. In the experiment, "VIVADO" integrated online logic analyzer "ila", we can observe the ROM read timing and data read from the ROM.


3 Programming

3.1 Create a ROM initialization file

Since it is a ROM, then we must prepare the data in advance, and then when the FPGA is actually running, we can directly read the pre-stored data in these ROMs. The on-chip ROM of Xilinx FPGA supports initial data configuration. As shown below, we can create a file called "rom_init.coe", note that the suffix must be ".coe", the name of the front you can of course.



The format of the ROM initialization file is very simple, as shown in the following figure. The first behavior defines the data format, and 16 represents the data format of the ROM in hexadecimal. From the 3rd line to the 34th line, it is the initialization data of this 32*8bit size ROM. Each line of numbers is followed by a comma, and the last line of numbers ends with a semicolon.

The image shows a screenshot of a code editor window. The title bar at the top indicates two files are open: 'rom_test.v' and 'rom_init.coe'. The 'rom_init.coe' file is the active one, and its content is displayed in the editor area. The code is a Verilog COE file for initializing ROM memory. It starts with a comment in Chinese: '//表示ROM内容的数据格式是16进制' (// indicates the data format of ROM content is hexadecimal). The code defines a memory initialization vector with 32 elements, each followed by a comma. The elements are: 11, 22, 33, 44, 55, 66, 77, 88, 99, aa, bb, cc, dd, ee, ff, 00, a1, a2, a3, a4, a5, a6, a7, a8, b1, b2, b3, b4, b5, b6, b7, and b8. A final comment in Chinese says: '//每个数据后面用逗号或者空格或者换行符隔开，最后一个数据后面加分号' (// Each data is separated by a comma, space, or newline, and the last data is followed by a semicolon). The line numbers 1 through 35 are visible on the left side of the editor.


```
1 MEMORY_INITIALIZATION_RADIX=16;    //表示ROM内容的数据格式是16进制
2 MEMORY_INITIALIZATION_VECTOR=
3 11,
4 22,
5 33,
6 44,
7 55,
8 66,
9 77,
10 88,
11 99,
12 aa,
13 bb,
14 cc,
15 dd,
16 ee,
17 ff,
18 00,
19 a1,
20 a2,
21 a3,
22 a4,
23 a5,
24 a6,
25 a7,
26 a8,
27 b1,
28 b2,
29 b3,
30 b4,
31 b5,
32 b6,
33 b7,
34 b8;    //每个数据后面用逗号或者空格或者换行符隔开，最后一个数据后面加分号
35
```

After “rom_init.coe” is written, save it. Next we will design and configure the ROM IP core.


3.2 “ROM IP” addition and configuration

Create a new “rom_test” project before adding the “ROM IP”, and then add the “ROM IP” in the project as follows:

1. Click on the “IP Catalog” in the figure below, search for “rom” in the pop-up interface on the right, find the “Block Memory Generator”, and double-click to open it.



2. Change the “Component Name” to “rom_ip”. In the Basic section, change the “Memory Type” to “Single Prot ROM”



- Switch to the “Port A Options” field, change the “ROM” bit width “Port A Width” to 8, change the ROM depth “Port A Depth” to 32, and enable the “Enable Port Type” to “Always Enable”

The screenshot shows the 'Block Memory Generator (8.4)' window. The 'Port A Options' tab is selected. The 'Port A Width' is set to 8 (Range: 1 to 4608 (bits)) and 'Port A Depth' is set to 32 (Range: 2 to 1048576). The 'Enable Port Type' is set to 'Always Enabled'. The 'Component Name' is 'rom_ip'. The 'Operating Mode' is 'Write First'. The 'Port A Optional Output Registers' section is visible at the bottom.

- Switch to the “Other Options” section, check “Load Init File”, click “Browse”, and select the “.coe” file you created earlier.

The screenshot shows the 'Block Memory Generator (8.4)' window with the 'Other Options' tab selected. The 'Load Init File' checkbox is checked. The 'Coe File' path is 'D:\nivado project\AX7035\rom_test\rom_init.coe'. The 'Browse' button is highlighted. The 'Pipeline Stages within Mux' is set to 0 and 'Mux Size' is 1x1.

- Click ok, click “Generate” to generate the “ip” core.

3.3 ROM test program

The programming of the ROM is very simple. In the program, we only need to change the address of the ROM every clock, and the ROM will output the internal storage data of the current address. The instantiation and programming of the ROM IP are as follows:

```

28  wire [7:0] rom_data;
29  reg[4:0] rom_addr;    //ROM输入地址
30
31  //产生ROM地址读取数据测试
32  always @ (posedge sys_clk or negedge rst_n)
33  if(rst_n == 1'b0)
34      rom_addr <= 10'd0;
35  else
36      rom_addr <= rom_addr+1'b1;
37
38  //实例化ROM
39  rom_ip rom_ip_inst
40  (
41      .clka  (sys_clk  ),    //input clka
42      .addra (rom_addr ),    //input [4:0] addra
43      .douta (rom_data )    //output [7:0] douta
44  );

```

In order to see the data in the ROM in real time, we have added the “ila” tool to observe the data signal of the ROM. Please refer to the "I2C Interface EEPROM Experiment.pdf" tutorial for how to generate ila.


```

46  ila_0 ila_m0
47  (
48      .clk  (sys_clk),
49      .probe0 (rom_data)
50  );

```

4 Experiment Result

Add the “XDC” file, generate the “bit” file, and open the “Hardware Manager” to download the bit file to the FPGA.



In the “Waveform” window we can see that the “rom_data” data is the coe file we stored in the ROM.

