# 14-Bit Dual Port DA Output Module AN9767

**User Manual** 





# **Table of Contents**

Table of Contents	2
Part1: Dual Port DA Module General Description	3
Part 1.1: AN9767 Module Detail Parameter	4
Part 1.2: AN9767 Module Form Factors	4
Part 2 Dual Port DA Module Function Description	5
Part 2.1 AN9767 Module Block Diagram	5
Part 2.2: AD9767 Chip Introduction	5
Part 2.3: DAC Transfer Function	6
Part 2.4: Current and Voltage Conversion and Amplifier	8
Part2.5: AN9767 Module 40-pin Female Header Pins Description	8
Part 3: Sine Wave Generation Program Description	10
Part 3.1: Generate ROM Initialization file	11
Part 3.2: Add ROM IP & Configuration Initialization file	14
Part 3.3: Write a Sine Wave Generation Program	18
Part4: Hardware Connection	21
Part 5: Waveform Experiment	22



# Part1: Dual Port DA Module General Description

14-bit dual port DA output module, use AD9767 chip of Analogy Devices, which supporting independent dual ports, 14-bit, 125MPS DA. The module reserves a 40-pin female header that to connect FPGA development kit, 2 BNC connectors to output analogy signals.




Figure 1-1: AN9767 module product photo (front side)




Figure 1-2: AN9767 module product photo (back side)



#### Part 1.1: AN9767 Module Detail Parameter

AN9767 dual port DA module detail parameter listed as below:

DA chip: AD9767

Channel: 2-channel

DA bits: 14-Bits

DA update rate: 125 MSPS;

Output Voltage range: -5V~+5V;

- PCB layers of Module: 4-Layer, independent power layer and GND layer
- Module Interface: 40-pin 0.1 spacing female header, download direction
- ➤ Ambient Temperature (with power applied: -40°~85°, all the chips on module to meet the industrial requirements.
- Output interface: 2-Port BNC analog output interface (use the BNC line connect to the oscilloscope directly)

#### Part 1.2: AN9767 Module Form Factors



Figure 1-2: AN9767 dual port DA Module Form Factors



## Part 2 Dual Port DA Module Function Description

### Part 2.1 AN9767 Module Block Diagram

Figure 2-1: AN9767 Module Block Diagram as below:




Figure 2-1: AN9767 Module Block Diagram

## Part 2.2: AD9767 Chip Introduction

The AD9767 is a dual port, high speed, two channel, 14-bit CMOS DAC. It integrates two high quality 14-bit TxDAC+ cores, a voltage reference and digital interface circuitry into a 48-lead LQFP package. The AD9767 offers exceptional ac and dc performance while supporting updates rates up to 125 MSPS. Figure 2-2: The functional block diagram of AD9767 as below:






Figure 2-2: The functional block diagram of AD9767

#### Part 2.3: DAC Transfer Function

Both DACs in the AD9767 provide complementary current outputs, loutA and loutB。 loutA will provide a near full-scale current output, loutFS, when all bits are high (i.e., DAC CODE=16383) while loutB, the complementary output, provides no current. The current output appearing at loutA and loutB is a function of both the input code and loutFS can be expressed as :

$$I_{OUTA}$$
 = (DAC CODE /16384) ×  $I_{OUTFS}$   
 $I_{OUTB}$  = (16383 – DAC CODE)/16384) ×  $I_{OUTFS}$ 

Where loutFS=32 x Iref. In the design of AN9767, Iref is set by the resistor of R16, if the is R16=19.2K, then the value of Iref is 0.625mA, loutFS is 20mA. The output current of AD9767 is converted to voltage -1V~+1V through the first stage operational amplifier AD6045. Figure 2-3: The Output current convert to voltage






Figure 2-3: The Output current convert to voltage by first stage OP

The voltage of -1V~+1V after the conversion of the first stage operational amplifier is converted to a higher amplitude voltage signal by the second stage operational amplifier. The amplitude of the second operational amplifier can be change by adjusting the adjustable resistor on the board. With the second stage operation amplifier, the output of range of the analog signal as high as -5V~+5V




Figure 2-4: The Output Voltage Amplified by second stage OP

DAC data input value	AD9767current	The output of	The output of
	output	first stage OP	second stage OP
3fff(14 bits are high)	+20mA	-1V	+5V
0(14 bits are low)	-20mA	+1V	-5V
2000 (Median)	0mA	0V	0V

Table 2-1: The input digital signal and current output from OP



## Part 2.4: Current and Voltage Conversion and Amplifier

The digital inputs of AD9767 chip is used in Dual mode or Interleaved mode by setting PIN (MODE). In the design of AN9767 module, the AD9767 chip operated in Dual mode. The DA digital inputs of dual ports are separated and independent. Time specifications for dual port mode are give in figure 2-5:




Figure 2-5: Dual Mode Timing

The DA data entered to the AD9766 and converted to DA with the rising edge of CLK and WRT.

Part2.5: AN9767 Module 40-pin Female Header Pins Description

Pin	Pin Name	Description
1	GND	Digital Ground
2	+5V	5V power input
3	P1_DATA13	Bit 13 of DAC Port 1 data
4	P1_DATA12	Bit 12 of DAC Port 1 data
5	P1_DATA11	Bit 11 of DAC Port 1 data
6	P1_DATA10	Bit 10 of DAC Port 1 data



7	P1_DATA9	Bit 9 of DAC Port 1 data
8	P1_DATA8	Bit 8 of DAC Port 1 data
9	P1_DATA7	Bit 7 of DAC Port 1 data
10	P1_DATA6	Bit 6 of DAC Port 1 data
11	P1_DATA5	Bit 5 of DAC Port 1 data
12	P1_DATA4	Bit 4 of DAC Port 1 data
13	P1_DATA3	Bit 3 of DAC Port 1 data
14	P1_DATA2	Bit 2 of DAC Port 1 data
15	P1_DATA1	Bit 1 of DAC Port 1 data
16	P1_DATA0	Bit 0 of DAC Port 1 data
17	P1_WRT	Input write signal for DAC port 1
18	P1_CLK	Clock input for DAC port 1
19	P2_CLK	Clock input for DAC port 2
20	P2_WRT	Input write signal for DAC port 2
21	P2_DATA13	Bit 13 of DAC Port 2 data
22	P2_DATA12	Bit 12 of DAC Port 2 data
23	P2_DATA11	Bit 11 of DAC Port 2 data
24	P2_DATA10	Bit 10 of DAC Port 2 data
25	P2_DATA9	Bit 9 of DAC Port 2 data
26	P2_DATA8	Bit 8 of DAC Port 2 data
27	P2_DATA7	Bit 7 of DAC Port 2 data
28	P2_DATA6	Bit 6 of DAC Port 2 data
29	P2_DATA5	Bit 5 of DAC Port 2 data
30	P2_DATA4	Bit 4 of DAC Port 2 data
31	P2_DATA3	Bit 3 of DAC Port 2 data
32	P2_DATA2	Bit 2 of DAC Port 2 data
33	P2_DATA1	Bit 1 of DAC Port 2 data



34	P2_DATA0	Bit 0 of DAC Port 2 data
35	-	NC
36	-	NC
37	GND	Digital Ground
38	GND	Digital Ground
39	-	NC
40	-	NC

# **Part 3: Sine Wave Generation Program Description**

We provide two DA testing programs of AN9767 module. One is sine wave generation program and another is triangular wave generation program. Regarding the triangular wave generation program is simple, so not provide the detail introduction. Here is the sine wave generation program introduction.

The sine wave test program reads the sine wave data stored in a ROM inside the FPGA, and then outputs the sine wave data to the AN9767 module for digital-to-analog conversion, thereby obtaining a sine wave analog signal. The schematic diagram of the sine wave test program as follow:




Figure 3-1: The schematic diagram of the sine wave test program



#### Part 3.1: Generate ROM Initialization file

In the program we will use a ROM for storing 1024 14-bit sine wave data. First we need to prepare the ROM initialization file (if it is an ALTERA development board, it is a mif file, if it is a Xilinx development board, it is a coe file). The following is a method for generating a sine wave ROM data file:

Firstly, Open the Guagle\_wave in the "Software Tools", select the menu "View" ->"Global Parameter Setting", set the parameter as below:



Figure 3-2: Global Parameter Setting

Select the menu "Set Waveform" and set to sine wave




Figure 3-3: Set Waveform to Sine Wave

Select the menu "View" and set to data carve.





Figure 3-4: Set to Data Curve

Save the file in mif format and named sin1024.mif (Pls. pay attention do not select save as, or the file will be blank)




Figure 3-5: Select Save as to Save File



Figure 3-6: Saved File and named



Then the mif file generated. For the Altera FPGA development kits, the mif file is the ROM initialization file. Open the sin1024.mif file with text and check the date format and content inside.




Figure 3-7: Open the sin1024.mif file with Text

For the Xilinx FPGA development kits, the user also needs to modify it to Coe's file format. Because the format of the initialization file coe of Xilinx ROM is different from the format of the mif file, we need to re-edit the generated mif with the text file or excel into the following format (hexadecimal, 1024 data length):






Figure 3-8: Re-edit to Coe's file format

## Part 3.2: Add ROM IP & Configuration Initialization file

Let's take the AX301 development board as an example to introduce the generation and configuration of ROM IP. Let's create a new Quartus project and add a ROM IP to the project. Select the Tool->MegaWizard Plug-In Manager, and popped up MegaWizard Plug-in Manager window to choose the first on "Create a new custom megafunction variation".




Figure 3-9: MegaWizard Plug-In Manager [page 1] Window

Select ROM:1-PORT, then input the direction and named the file that save the IP, here named the file as rom.




Figure 3-10: MegaWizard Plug-In Manager [page 2a] Window

The data width of the selected ROM is 14 bits, and the depth of the data is 1024 data. This setting is exactly the same as the size of the mif file generated in previous.




Figure 3-11: MegaWizard Plug-In Manager [page 1 of 5] Window

keep the default settings, click the Next button






Figure 3-12: MegaWizard Plug-In Manager [page 2 of 5] Window

Click browse button and select the ROM initialization file sin1024.mif




Figure 3-13: MegaWizard Plug-In Manager [page 2 of 5] Window



**ROM: 1-PORT** <u>A</u>bout <u>D</u>ocumentation The MegaWizard Plug-In Manager creates the selected files in the following di E:\Project\AN9767\verilog\ad9767\_ax301\ Description ROM.v
ROM.inc
ROM.cmp AHDL Include file VHDL component declaration file □ROM.bsf Quartus II symbol file ROM\_inst.v Verilog HDL black-box file Resource Usage Cancel < Back Next > Finish


Click Finish button, completed the addition of ROM IP

Figure 3-14: MegaWizard Plug-In Manager [page 5 of 5] Window

Click Finish button, completed the addition of ROM IP

Regarding the addition and configuration of the ROM IP of the Xilinx FPGA development board, we will not introduce it here. The configuration method is similar to the configuration of ALTERA.

### Part 3.3: Write a Sine Wave Generation Program



## 14-Bit Dual Port DA Output Module AN9767 User Manual

```
output da1_clk,
                                //DA1 clock signal
                                 //DA1 write date signal
    output da1_wrt,
    output [13:0] da1_data,
                                 //DA1 data
    output da2_clk,
                                //DA2 clock signal
    output da2_wrt,
                                //DA2 write date signal
    output [13:0] da2_data
                               //DA2 data
    );
reg [9:0] rom_addr;
wire [13:0] rom_data;
wire clk_50;
wire clk_125;
assign da1_clk=clk_125;
assign da1_wrt=clk_125;
assign da1_data=rom_data;
assign da2_clk=clk_125;
assign da2_wrt=clk_125;
assign da2_data=rom_data;
//DA output sin waveform
always @(negedge clk_125)
begin
     rom_addr <= rom_addr + 1'b1; //if the sampling number is 1024, the output frequency of
```



```
sine wave is 125/1024=122Khz
      // rom_addr <= rom_addr + 4; // if the sampling number is 256, the output frequency of sine
wave is 125/256=488Khz
      // rom_addr <= rom_addr + 128 ; // if the sampling number is 8, the output frequency of sine
wave is 125/8=15.6Mhz
    end
    ROM ROM_inst (
      .clock (clk_125), // input clka
      .address (rom_addr), // input [8:0] addra
               (rom_data) // output [7:0] douta
      .q
    );
    PLL PLL_inst(
    .areset (1'b0),
     .inclk0 (clk),
     .c0
              (clk_50),
     .c1
              (clk_125),
     .locked ()
    );
    Endmodule
```

Figure 3-15: Sine Wave Generation Program

The program is relatively simple, a 125M DA output clock is generated by a PLL IP, and then 1024 data stored in the ROM is cyclically read and output to the DA data lines of channel 1 and channel 2. In the program, select a sine wave



with different frequencies by adding 1 or adding 4, or adding 128 to the address.

#### **Part4: Hardware Connection**

The hardware connection between the AN9767module and FPGA development are easy. The 40-pin female headers of module plug into the expansion board of FPGA development kit. The figure 4-1 is the expansion IOs J1 of ALINX Series FPGA development kit AX301 and AN9767 dual port DA output module hardware connection as below: (if connected to the expansion IOs J2, need to reassign the pins)




Figure 4-1: Hardware connection to ALINX Series FPGA Board

Then use the BNC cable provided to connect the analog output of the AN9767 module (channel 1 or 2) to the oscilloscope display.






Figure 4-2: Connect the BNC Cable to oscilloscope display

Power on the FPGA Develop board, download the program, and observe the analog signal output waveform of the DA module from the oscilloscope.

# **Part 5: Waveform Experiment**

Down load the .sof file (down load the .bit file for Xilinx FPGA board) to the FPGA development kit. if used the BNC cable to connect the AN9767 module to oscilloscope. Then we can observe the sine wave from the oscilloscope.






Figure 5-1: Observe the Sine Wave from the Oscilloscope

If we change the address in the program to +4, the output of the sine wave will be 256, and the frequency of the output sine wave will increase by 4 times.

```
35
      always @(negedge clk 125)
36
    ■begin
37
           rom_addr <= rom_addr + 4;
38
             rom addr <= rom addr +
39
40
41
42
```

Figure 5-2: Change the address in the program to +4

After the program is modified, re-download to the FPGA, the frequency of the sine wave becomes higher, and the waveform displayed by the oscilloscope is as follows:




Figure 5-3: Observe the Sine Wave from the Oscilloscope

The user can also change the amplitude of the 2 channel output waveforms by adjusting the adjustable resistor on the AN9767 module.




Figure 5-4: Adjustable resistor on the AN9767 module