7-inch LCD Touch Screen Module AN970

User Manual





Version Record

Version	Date	Release By	Description	
Rev 1.0 2022-04-30		Rachel Zhou	First Release	

The ALINX official Documents are in Chinese, and the English version was translated by Shanghai Tianhui Trading Company. They has not been officially Review by ALINX and are for reference only. If there are any errors, please send email feedback to support@aithtech.com for correction.

Amazon Store: https://www.amazon.com/alinx

Aliexpress Store:

https://alinxfpga.aliexpress.com/store/911112202?spm=a2g0o.detail.1000007.1.704e2bedqLBW90

Ebay Store: https://www.ebay.com/str/alinxfpga

Customer Service Information

Skype: rachelhust@163.com

Wechat: rachelhust

Email: support@aithtech.com and rachehust@163.com



Table of Contents

Version Record	2
Part 1: 7-inch LCD Touch Screen Module Description	4
Part 1.1: AN970 LCD Touch Screen Module Detail Parameter	4
Part 1.2: AN970 LCD Drive Timing	5
Part 1.3: Touch Screen Drive Timing	6
Part 2: Hardware Connection	7
Part 3: 7-inch LCD Screen Display Experiment	10



Part 1: 7-inch LCD Touch Screen Module Description

ALINX 7-inch LCD screen module (AN970) is Tianma's 7-inch TFT LCD screen, the model of the LCD screen is TM070RDH13, and the touch chip of the touch screen is Goodix GT911 chip.

The AN970 LCD screen module consists of TFT LCD screen, touch screen and driver board. The actual photos of AN970 are as follows:



Figure 1-1: AN970 Module Product Photo

Part 1.1: AN970 LCD Touch Screen Module Detail Parameter

7"LCD display LCD Touch Screen module detail parameter listed:

- → 7"LCD display module size dimension: detailed as Figure 1-2
- ➤ LCD screen size: 7.0 inches (diagonal)
- Display pixels: 800 (horizontal) x 480 (vertical)



- Color depth: 16.7M colors (RGB 24-bit color)
- Power and power consumption: single power supply 5V, power consumption is 1.8 watts




Figure 1-3: AN970 Module Form Factors

Part 1.2: AN970 LCD Drive Timing

Horizontal Input Timing

The LCD screen display mode starts from the top left corner of the screen and is displayed point by point from left to right. Each time a line is displayed, it returns to the start position of the next line on the left side of the screen. During this time, the rows need to be blanked, and at the end of each line, the line sync signal is used for synchronization. There are two ways to drive the LCD, one is HV mode and the other is DE mode, both of which can drive the LCD screen, and the data is sampled on the rising edge of DCLK.






Figure 1-4: Horizontal Input Timing

b. Input timing Setting	(DE Mode only)
b. Input uning setting	(DE Mode only)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	Remark
DCLK frequency	F _{DCLK}	30.3	33.26	37.8	MHz	
Hsync period (= Thd + Thbl)	Th	1000	1056	1112	T _{DCLK}	Note 1,2
Active Area	Thd		800		T _{DCLK}	
Horizontal blanking (= Thf+ The)	Thbl	200	256	312	T _{DCLK}	
Vsync period (= Tvd + Tvbl)	Tv	517	525	532	Th	
Active lines	Tvd		480	-	Th	
Vertical blanking (=Tvf + Tve)	Tvbl	37	45	52	Th	

Table 1-1: The Parameters of Horizontal Input Timing

Part 1.3: Touch Screen Drive Timing

For the driver of the touch screen, please refer to the "GT911 编程指南文件.pdf (GT911 Programming Guide File.pdf)" document in the datasheet directory. Now the routine of touch screen is only applicable to ALINX ZYNQ7000 series development board and MPSOC development board.



Part 2: Hardware Connection

40-pin 0.1"spacing female header P4, connect directly to the expansion port of the development board with a 40-pin female header, so that the connection is simple and reliable.




Figure 2-1: The 7-inch LCD Touch Screen Module Connection Interfaces

40-pin female header connection

The signal definition of the female header pin is compatible with the 40-pin expansion port on the ALINX FPGA development board, and the user can directly insert it into the FPGA development board for use (the gap is aligned). The following is a schematic diagram of the hardware connection between the ax7020 development board and the 7-inch touch screen:

AN970 LCD Module Connected to the J11 expansion port of the FPGA Development Board. Download the programs, and there will be the color bar in the LCD Module




Figure 2-2: Hardware connection

The signal definition of the 40-pin 0.1"spacing female headers on the 7-inch LCD touch screen module is shown in the figure 2-3 and Table 2-1

_ال	H STORY	1	2	ALTERNATION OF THE PARTY OF THE	VCC5\
'!	INT	3	4	BACK_LED_PWM	1003
/h 225	SCL	5	6	SDA	
000	LCD_HSYNC	7	8	LCD_VSYNC	
25	LCD_DCLK	9	10	LCD_DE	
84	LCD_B6	11	12	LCD_B7	
48	LCD B4	13	14	LCD B5	
	LCD_B2	15	16	LCD_B3	
	TCD_R0	17	18	LCD_B1	
-	LCD_G6	19	20	LCD_G/	
75	LCD G4	21	22	LCD G5	
-	LCD G2	23	24	LCD G3	
25	LCD_G0	25	26	LCD_G1	
83	LCD R6	27	28	LCD R7	
	LCD_R4	29	30	LCD R5	
-	LCD R2	31	32	LCD R3	
-	LCD_R0	33	34	LCD R1	
-		35	36	- 10	
al	-	37	38		16
D3	V0.1	39	40	D3V3	

Figure 2-3: 40-pin female headers on the LCD Module

Pin Name	Pin of	Description	Pin Name	Pin of	Description
	P4			P4	
GND	Pin1	Reference Ground	VCC5V	Pin2	5V Power Input
INIT	Pin3	Screen interrupt	BACK_LE	Pin4	Back LCD PWM
			D_PWM		Control
SCL	Pin5	Screen I2C Clock	SDA	Pin6	Touch I2C Data
LCD_HSYN	Pin7	Horizontal	LCD_VSY	Pin8	Vertical Synchronize
С		Synchronize	NC		
LCD_DCLK	Pin9	Pixel Clock	LCD_DE	Pin10	Date Enable
LCD_B6	Pin11	Bit 6 of blue data	LCD_B7	Pin12	Bit 7 of blue data
LCD_B4	Pin13	Bit 4 of blue data	LCD_B5	Pin14	Bit 5 of blue data
LCD_B2	Pin15	Bit 2 of blue data	LCD_B3	Pin16	Bit 3 of blue data
LCD_B0	Pin17	Bit 0 of blue data	LCD_B1	Pin18	Bit 1 of blue data
LCD_G6	Pin19	Bit6 of green data	LCD_G7	Pin20	Bit 7 of green data
LCD_G4	Pin21	Bit4 of green data	LCD_G5	Pin22	Bit 5 of green data
LCD_G2	Pin23	Bit2 of green data	LCD_G3	Pin24	Bit 3 of green data
LCD_G0	Pin25	Bit0 of green data	LCD_G1	Pin26	Bit 1 of green data
LCD_R6	Pin27	Bit 6 of red data	LCD_R7	Pin28	Bit 7 of red data
LCD_R4	Pin29	Bit 4 of red data	LCD_R5	Pin30	Bit 5 of red data
LCD_R2	Pin31	Bit 2 of red data	LCD_R3	Pin32	Bit 3 of red data
LCD_R0	Pin33	Bit 0 of red data	LCD_R1	Pin34	Bit 1 of red data
					
GND	Pin37	Reference Ground	GND	Pin38	Reference Ground
D3V3	Pin39	3.3V(Reserved)	D3V3	Pin40	3.3V(Reserved)

Table 2-1: Signal Definition of the 40-pin female header



Part 3: 7-inch LCD Screen Display Experiment

For specific demos, refer to the projects in the ZYNQ FPGA development board or MPSOC FPGA development board documentation.

Experiment 1: LCD displays color bars and character images:




Figure 3-1: Character display

Experiment 2: Picture Display




Figure 3-2: Picture display



Experiment 3: Touch Display




Figure 3-3: touch screen display