




MODE[3:0]	BOOT MODE	Descritpion
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0100	NAND	Requires 8-bit data bus width
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1000	PJTAG(MIO #0)	PJTAG connection 0 option
1001	PJTAG(MIO #1)	PJTAG connection 1 option
1110	SD1 LS(3.0)	SD 3.0








www.alinx.com


Fittle
Page04 JTAG
Size Document Number
AXU4EV开发板 Schematics
Date: Thursday, March 26, 2020 Sheet 4 of 22





















PCIE X2 SLOT





Www.alinx.com
Title PAGE12 PCIE
Size Document Number AXU4EV开发板 Schematics Rev 1.0
Date: Thursday, March 26, 2020 Sheet 12 of 22























ALINX Confidential

