

Quad Small Form-factor Pluggable (QSFP) Transceiver Specification

Revision 1.0

QSFP Chair and Editor
Scott Kipp
McDATA Corporation
4 McDATA Parkway
Broomfield, CO 80021
Voice: 720-558-3452
Fax: 720-558-8999
scott.kipp@mcddata.com

QSFP Secretary
Alex Ngi
Helix AG
Seefeldstrasse 45
CH-8008 Zurich
Switzerland
Voice: (41) 44-260-2434
Fax: (41) 44-260-2433
an@helix.ch

This is the final released draft of this specification.

Legal Disclaimer

The promoters of the QSFP specification revision 0.96 ("QSFP MSA GROUP"), and many contributors, collaborated to develop a specification for a Multi-channel small form factor pluggable module. The promoters stated a wish to encourage broad and rapid industry adoption of the specification.

This version is the result of such collaboration. In the future the QSFP specification may be offered to more formal standards bodies to further support the adoption of the specification.

THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. THE QSFP PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS SPECIFICATION. IN NO EVENT SHALL THE QSFP PROMOTERS, CONTRIBUTORS OR ADOPTERS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, EXEMPLARY, PUNITIVE, OR CONSEQUENTIAL DAMAGES, INCLUDING, WITHOUT LIMITATION, LOST PROFITS, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This specification may contain, and sometimes even require the use of intellectual property owned by others. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein, except that a license is hereby granted to copy and reproduce this specification for internal use only.

Revision History

REVISION	RELEASE DATE	CHANGE
0.1	October 25, 2004	First Draft
0.2	November 25, 2004	Second Draft
0.3	December 9, 2004	Third Draft
0.4	February 24, 2005	Fourth Draft
0.5	March 5, 2005	fifth Draft
0.6	June 20, 2005	Mechanical Clause
0.61	June 27, 2005	Electrical and Mechanical Clauses
0.62	August 4, 2005	Electrical, mechanical Clauses, Layout
0.63	September 27, 2005	Electrical specification improvements
0.64	February 2, 2006	Electrical specification improvements, changed cage specification, finished memory map
0.70	March 1, 2006	Reorganization of mechanical clauses to specify module only. Completed Memory Map.
0.75	May 17, 2006	Changes made due to letter ballot review. All changes are documented in the comment database and major changes were regarding LPMode_Reset pin, Packet Error Checking, removed Appendix A and filled in missing details.
0.80	June 28, 2006	Mechanical changes made due to letter ballot review. Changes due to review of Draft 0.75.
0.85	July 18, 2006	Mechanical changes made due to letter ballot review of Revision 0.8. Management Section reorganized in page, byte order and Rate Select explanation improved.
0.90	July 25, 2006	Minor changes made due to letter ballot review of Revision 0.85. Rate Select explanation improved and length of module outside of cage extended by 5 mm.
0.95	August 1, 2006	Editorial changes to make this a public draft.
0.96	November 15, 2006	Changes due to public review. LPMode_Reset pin was converted to ResetL and LPMode pins. Mechanical clarifications to connector, module and cage.
1.0	December 1, 2006	Minor editorial changes due to review of Draft 0.96.

Table of Contents	Page
1 Contact Information for Member Companies.....	9
1.1 Acknowledgement of Contributors.....	10
2 Scope.....	11
3 Electrical Specification.....	14
3.1 Electrical Connector.....	14
3.1.1 Low Speed Electrical Hardware Pins.....	17
3.1.2 Low Speed Electrical Specification.....	18
3.1.3 High Speed Electrical Specification.....	19
3.2 Power Requirements.....	19
3.2.1 Host Board Power Supply Filtering.....	20
3.3 ESD.....	21
4 Mechanical and Board Definition.....	22
4.1 Introduction.....	22
4.2 QSFP Datums and Component Alignment.....	23
4.3 QSFP Transceiver Mechanical Package Dimensions.....	24
4.3.1 Mating of QSFP Transceiver PCB to QSFP Electrical Connector.....	27
4.4 Host PCB Layout.....	28
4.4.1 Insertion, Extraction and Retention Forces for QSFP Transceivers.....	29
4.5 Color Coding and Labeling of QSFP Transceivers.....	30
4.6 Bezel for Systems Using QSFP Transceivers.....	31
4.7 QSFP Electrical Connector Mechanical.....	32
4.8 Individual QSFP Cage Assembly.....	33
4.8.1 QSFP Heat Sink Clip Dimensions.....	35
4.8.2 QSFP Heat Sink Dimensions.....	36
4.8.3 Light Pipes.....	37
4.9 Dust / EMI Cover.....	37
4.10 Optical Interface.....	37
5 Environmental and Thermal.....	39
5.1 Thermal Requirements.....	39
6 Management Interface.....	40
6.1 Introduction.....	40
6.2 Timing Specification.....	40
6.2.1 Introduction.....	40
6.2.2 Management Interface Timing Specification.....	40
6.2.3 Serial Interface Protocol.....	40
6.3 Memory Interaction Specifications.....	42
6.3.1 Timing for Soft Control and Status Functions.....	43
6.4 Device Addressing and Operation.....	44
6.5 Read/Write Functionality.....	45
6.5.1 QSFP Memory Address Counter (Read AND Write Operations).....	45
6.5.2 Read Operations (Current Address Read).....	46
6.5.3 Read Operations (Random Read).....	46
6.5.4 Write Operations (BYTE Write).....	47

6.5.5 Write Operations (Sequential Write).....	48
6.5.6 Write Operations (Acknowledge Polling).....	48
6.6 QSFP Memory Map.....	48
6.6.1 Lower Memory Map.....	50
6.6.2 Upper Memory Map Page 00h.....	59
6.6.3 Upper Memory Map Page 01h.....	68
6.6.4 User Writable and Vendor Specific Memory.....	68
6.6.5 Upper Memory Page 03h.....	69

List of Figures	Page
1. Application Reference Model	13
2. QSFP Transceiver Pad Layout	14
3. Example QSFP Host Board Schematic	16
4. Recommended Host Board Power Supply Filtering	20
5. QSFP Module Rendering	22
6. QSFP Datum Alignment, Depth	24
7. Drawing of QSFP Transceiver (Part 1 of 2)	25
8. Drawing of QSFP Transceiver (Part 2 of 2)	26
9. Pattern Layout for QSFP Printed Circuit Board	27
10. QSFP Host PCB Mechanical Layout	28
11. QSFP Host PCB Mechanical Layout, Detail Z	29
12. Recommended Bezel Design	31
13. QSFP Transceiver Electrical Connector Illustration	32
14. QSFP Electrical Connector Specification	32
15. Cage and Optional Heat Sink Design (exploded view)	33
16. 1-by-1 cage	34
17. QSFP Heat Sink Clip	35
18. QSFP Heat Sink	36
19. Dust / EMI Cover	37
20. QSFP Optical Receptacle and Channel Orientation	38
21. QSFP Timing Diagram	40
22. QSFP Device Address	45
23. QSFP Current Address Read Operation	46
24. QSFP Random Read	46
25. Sequential Address Read Starting at QSFP Current Address	47
26. Sequential Address Read Starting with Random QSFP Read	47
27. QSFP Write Byte Operation	47
28. QSFP Sequential Write Operation	48
29. QSFP Memory Map	49

List of Tables	Page
1. Multimode Fiber Applications	12
2. Singlemode Fiber Applications	12
3. Pin Function Definition	15
4. Power Mode Truth Table	19
5. Low Speed Control and Sense Signals	19
6. Power Supply Specification	21
7. Power Budget Classification	22
8. Definition of Datums	24
9. Insertion, Extraction and Retention Forces	30
10. Temperature Classification of Module Case	39
11. QSFP 2-Wire Timing Specifications	41
12. QSFP Memory Specification	42
13. Single Byte Writable Memory Block	42
14. Multiple Byte Writable Memory Block	42
15. I/O Timing for Soft Control and Status Functions	43
16. I/O Timing for Squelch and Disable	44
17. Lower Memory Map Page A0h	50
18. Status Indicators	50
19. Channel Status Interrupt Flags	51
20. Module Monitor Interrupt Flags	51
21. Channel Monitor Interrupt Flags	52
22. Module Monitoring Values	53
23. Channel Monitoring Values	54
24. Control Bytes	55
25. IntL Masking Bits for Module and Channel Status Interrupts	56
26. Functionality of RxN_Rate_Select with Extended Rate Selection	57
27. Definition of Application Select (Bytes 89 to 92)	57
28. Detailed Description of Control Mode (Bytes 89 to 92, bit 7 and 6)	58
29. Serial ID: Data Fields	59
30. Identifier Values	60
31. Extended Identifier Values	60
32. Connector Values	61
33. Transceiver Values	62
34. Encoding Values	63
35. Extended RateSelect Compliance Tag Assignment	63
36. Description of Device Technology	64
37. Transmitter Technology	64
38. Extended Transceiver Code Values	65
39. Option Values	66
40. Date Codes	67
41. Diagnostic Monitoring Type	67

42.	Enhanced Options (byte 221))	67
43.	Application Select Table (Page 01)	68
44.	Application Code Structure	68
45.	Upper Memory Map Page 03h.....	69
46.	Module and Channel Thresholds	69
47.	Optional Channel Controls	70
48.	Channel Monitor Masks.....	71

1 Contact Information for Member Companies

Company	Representative	Contact Information
Avago Technologies 350 West Trimble Road MS 90TH San Jose, CA 95131	Jugnu Ojha	Jugnu.ojha@avagotech.com Tel: 408-435-4270
Beam Express 910 E California Street Sunnyvale, CA 94085		
Emcore Fiber Optics 5314 Connemara Drive NE Rochester, MN 55906	Kenneth P. Jackson	Kenneth_Jackson@emcore.com Tel: 505-349-0922
Emulex Corp.	Hossein Hashemi	hossein.hashemi@emulex.com
Fiberxon	Helena Feng	helena.feng@fiberxon.com
Finisar	Stephen Nelson	stephen.nelson@finisar.com
Force10 Networks, Inc. 1440 McCarthy Blvd San Jose, CA 95035	Michael Laudon	michael@force10networks.com
Helix AG Seefeldstrasse 45 Zurich, Switzerland CH-8008	Alex Ngi	an@helix.ch Tel: 41-44-260-24-34 Fax: 41-44-260-24-33
JDS Uniphase Corp	David Lewis	david.lewis@jdsu.com Tel: 408-546-5448
McDATA Corporation 4 McDATA Parkway Broomfield, CO 80021	Scott Kipp	scott.kipp@mcddata.com Tel: 720-558-3452 Fax 720-558-8999
Merge Optics	Jens Fiedler	jens.fiedler@mergeoptics.com
Molex Incorporated 2222 Wellington Court Lisle, IL 60532	Jay Neer	jneer@molex.com Tel: 561-447-2907x3889 Fax 561-447-2908
Opnext Inc. 940 Auburn Ct. Fremont, CA 94538	Josef C. Berger	jberger@opnext.com Tel: 310-301-6710 Fax 310-305-1609
Optical Communication Products, Inc.	Kirk Bovill	KBovill@ocp-inc.com Tel: 818 251-7183
Picolight Inc. 1480 Arthur Avenue Louisville, CO 80027	Mike Dudek	Mike.dudek@picolight.com Tel: 303-530-3189 x7533
Qlogic Inc. 6321 Bury Drive Eden Prairie, MN 55346	Mark Owen	mark.owen@qlogic.com Tel: 952-908-2326
Reflex Photonics 550 Sherbrooke West Suite 680, West Tower Montreal, Quebec Canada H3A 1B9	Tomas Maj	tmaj@reflexphotonics.com Tel: 514-842-5179 Fax: 514-842-8142

Company	Representative	Contact Information
The Siemon Company 101 Siemon Co. Drive Watertown, CT 06795	Olindo Savi	Olindo_savi@siemon.com Tel: 860-945-4246 Fax: 860-945-5871
Tyco Electronics 3101 Fulling Mill Road M/S: 128-083 Middletown, PA 17057	Ed Bright	ejbright@tycoelectronics.com Tel: 717-592-6041 Fax: 717-986-3410
Xloom Communications Inc. 11 Derech Hashalom Tel Aviv, Israel 67892	Dubravko Babic	dbabic@etanvie.com
Zarlink Semiconductor AB Bruttovägen 1, Box 520SE- 175 26, Järfälla, Sweden	Marco Ghisoni	Marco.ghisoni@zarlink.com Tel : 46 (0)8 580 24 500 Fax: 46 (0)8 580 20 110

1.1 Acknowledgement of Contributors

The MSA would like to acknowledge the hard work of the major contributors to this standard. The cage and transceiver design was spearheaded by Ed Bright who has contributed successfully to many transceiver designs. Jay Neer and KC Simonson contributed the connector design and confirmed many of the cage and transceiver designs. Phil McClay designed the Memory Map and Kannan Raj proposed the Serial ID clauses of the draft. Mike Dudek was very active in reviewing all aspects of the design and John Petrilla contributed to many areas as well - particularly doing thorough reviews of the later drafts. Jerry Malagrino oversaw the thermal simulations of the modules and cages. Many others contributed to the specification as well.

Jens Fiedler edited and chaired the QSFP for the first seven drafts of the MSA and has been the webmaster for www.qsfpmsa.org. Alex Ngi contributed as the secretary and wrote the Rate Select sections and contributed regularly to the memory map.

2 Scope

The scope of this Specification covers the following items:

- a) electrical interfaces (including pinout for data, control, status, configuration and test signals) and the electrical connector and recommended host PCB layout requirements
- b) management interfaces encompassing features from the current SFP MSA and includes specific multi-data rate and multi-protocol implementations
- c) optical interfaces (including the optical connector receptacle and mating fiber optic connector plug and recommended breakout cable assembly.) The optical specifications are left to the applicable standards for each protocol.
- d) mechanical including package outline with latching detail and optical connector receptacle detail, electrical connector mechanical details for both the transceiver and host PCB halves, front panel cut-out recommended dimensions and a mis-plugging solution to prevent damage from related XFP modules and cages
- e) thermal requirements (case temperatures)
- f) electromagnetic interference (EMI) requirements (including necessary shielding features to seal the OEM chassis front panel cutout with and without the QSFP module installed in the cage.)
- g) electrostatic discharge (ESD) requirements solely to the extent disclosed with particularity in the Specifications where the sole purpose of such disclosure is to enable products to operate, connect or communicate as defined within the Specifications.

The overall package dimensions shall conform to the indicated dimensions and tolerances, and the mounting features shall be located such that the products are mechanically interchangeable with the rail and connector system. In addition, the overall dimensions and mounting requirements for the rail and connector system on a circuit board shall be configured such that the products are mechanically and electrically interchangeable, and the overall dimensions and insertion requirements for the optical connector and corresponding fiber optic cable plug shall be such that the products are mechanically and optically interchangeable.

The electrical and optical specifications shall be compatible with those enumerated in the ITU-T Recommendation G.957 (STM-1, STM-4 and STM-16), Telcordia Technologies GR-253-CORE (OC-3, OC-12 and OC-48), Ethernet- IEEE 802.3-2005 (Fast Ethernet and Gigabit Ethernet), InfiniBand Architecture Specifications (SDR and DDR) or Fibre Channel-PI-2 (1GFC, 2GFC and 4GFC). Electrical and optical specifications may be compatible with standards under development such as Fibre Channel-PI-3 and Fibre Channel-PI-4.

The specific implementation and internal design of the module is entirely at the discretion of each Participant and is not covered by the Specifications. The Participants recognize that their products may not be identical, but need only meet the criteria shown in the Specifications to assure interoperability and interchangeability.

Each Participant acknowledges the Specifications will provide a common solution for combined four-channel fiber optic ports that support SONET/SDH and/or Ethernet and/or Fibre Channel specifications. This MSA encompasses transceiver design(s) capable of supporting multimode and single mode applications for operation covering the transmission rates and distances noted below. Other standards covering higher data rates and/or longer distance options are not part of this agreement but may be supported. A QSFP module may support applications in Table 1 and Table 2 that are supplied for reference only.

Table 1 — Multimode Fiber Applications


Distance	Fiber Type	IEEE 802.3		Fibre Channel-FC-PI-2			InfiniBand	
	Core Diameter/ MHZ*km	Fast Ethernet	Gigabit Ethernet	1GFC	2GFC	4GFC	SDR	DDR
2km	MM 62.5/200	x						
300m	MM 62.5/200			x				
275m	MM 62.5/200		x					
220m	MM 62.5/160		x					
150m	MM 62.5/200				x			
75m	MM 62.5/200						x	
70m	MM 62.5/200					x		
50m	MM 62.5/200							x
550m	MM 50/500		x					
500m	MM 50/400		x					
500m	MM 50/500			x				
300m	MM 50/500				x			
150m	MM 50/500					x		
125m	MM 50/500						x	
75m	MM 50/500							x
860m	MM 50/2000			x				
500m	MM 50/2000				x			
270m	MM 50/2000					x		
200m	MM 50/2000						x	
150m	MM 50/2000							x

Table 2 — Singlemode Fiber Applications

Distance	Fiber Type	IEEE 802.3		Fibre Channel - FC-PI-2			ITU-T G.957			InfiniBand		
		Fast Ethernet	Gigabit Ethernet	1GFC	2GFC	4GFC	STM1	STM4	STM16	SDR	4x-LX	DDR
2km	SM						x	x	x			
10km	SM	x	x	x	x	x				x	x	x
15km	SM						x	x				
40km	SM	x					x					

An Application Reference Model, see Figure 1, shows the high-speed data interface between an ASIC (SerDes) and the QSFP module. Only one data channel of the interface is shown for simplicity.

Figure 1 — Application Reference Model



QSFP compliance and reference points are as follows:

- A: Host ASIC transmitter output at ASIC package pin on a DUT board – Reference point
- B: Host ASIC transmitter output across the Host Board and Host Edge Card connector at the Module Card Edge interface - Reference point
- B': Host ASIC transmitter output across the Host Board at Host Edge Card Connector - Compliance point
- C: QSFP receiver output at the Module Card Edge Interface - Reference point
- C': QSFP receiver output at Host Edge Card Connector - Compliance point
- D: QSFP receiver output at Host ASIC package receiver input pin on a DUT board– Reference point

1 **3 Electrical Specification**

2 This clause contains pin definition data for the QSFP transceiver. The pin definition data is generic for gigabit
3 -per-second datacom applications such as Fibre Channel and Gigabit Ethernet and SONET/ATM applications.
4 Compliance Points for high-speed signal electrical measurements are defined in Figure 1. Compliance Points
5 for all other electrical signals are at comparable points at the host edge card connector.

6 **3.1 Electrical Connector**

7 Figure 2 shows the signal symbols and contact numbering for the QSFP module edge connector. The diagram
8 shows the module PCB edge as a top and bottom view. There are 38 pins intended for high speed, low speed
9 signals, power and ground connections. Table 3 provides more information about each of the 38 pins.

10 For EMI protection the signals to the connector should be shut off when the QSFP transceiver is removed.
11 Standard board layout practices such as connections to Vcc and GND with Vias, use of short and equal-length
12 differential signal lines, use of microstrip-lines and 50 Ohm terminations are recommended. The chassis
13 ground (case common) of the QSFP module is isolated from the module’s circuit ground, GND, to provide the
14 equipment designer flexibility regarding connections between external electromagnetic interference shields
15 and circuit ground, GND, of the module.

16 **Figure 2 — QSFP Transceiver Pad Layout**




Table 3 — Pin Function Definition


Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		Vcc Rx	+3.3 V Power supply receiver	2	2
11	LVC MOS-I/O	SCL	2-wire serial interface clock	3	
12	LVC MOS-I/O	SDA	2-wire serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL	Interrupt	3	
29		Vcc Tx	+3.3 V Power supply transmitter	2	2
30		Vcc1	+3.3 V Power Supply	2	2
31	LVTTL-I	LPMode	Low Power Mode	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1

Note 1: GND is the symbol for signal and supply (power) common for the QSFP module. All are common within the QSFP module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Requirements, defined for the host side of the Host Edge Card Connector, are listed in Table 6. Recommended host board power supply filtering is shown in Figure 4. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP transceiver module in any combination. The connector pins are each rated for a maximum current of 500 mA.

Figure 3 shows an example of a complete QSFP host PCB schematic with connections to SerDes and control ICs.

Figure 3 — Example QSFP Host Board Schematic



3.1.1 Low Speed Electrical Hardware Pins

In addition to the 2-wire serial interface the module has the following low speed pins for control and status:

- a) ModSelL
- b) LPMode
- c) ResetL
- d) ModPrsL
- e) IntL

3.1.1.1 ModSelL

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is “High”, the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node must be biased to the “High” state in the module.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

3.1.1.2 ResetL

The ResetL pin must be pulled to Vcc in the QSFP module. A low level on the ResetL pin for longer than the minimum pulse length ($t_{\text{Reset_init}}$) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_{init}) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_{init}) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

3.1.1.3 LPMode

The LPMode pin shall be pulled up to Vcc in the QSFP module. This function is affected by the LPMode pin and the combination of the Power_over-ride and Power_set software control bits (Address A0h, byte 93 bits 0,1).

The module has two modes a low power mode and a high power mode. The high power mode operates in one of the four power classes.

When the module is in a low power mode it has a maximum power consumption of 1.5W. This protects hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

The modules 2-wire serial interface and all laser safety functions must be fully operational in this low power mode. The module shall still support the completion of reset interrupt in this low power mode.

If the Extended Identifier bits (Page 00h, byte 129 bits 6-7) indicate a power consumption greater than 1.5W and the module is in low power mode it must reduce its power consumption to less than 1.5W while still maintaining the functionality above. The exact method of accomplishing low power is not specified, however it is likely that either the Tx or Rx or both will not be operational in this state.

If the Extended Identifier bits (Page 00h, byte 129 bits 6-7) indicate that its power consumption is less than 1.5W then the module shall be fully functional independent of whether it is in low power or high power mode.

The Module should be in low power mode if the LPMode pin is in the high state, or if the Power_over-ride bit is in the high state and the Power_set bit is also high. The module should be in high power mode if the LPMode pin is in the low state, or the Power_over-ride bit is high and the Power_set bit is low. Note that the default state for the Power_over-ride bit is low.

A truth table for the relevant configurations of the LPMode and the Power_over-ride and Power_set are shown in Table 4.

Table 4 — Power Mode Truth Table

LPMode	Power_Over-ride Bit	Power_set Bit	Module Power Allowed
1	0	X	Low Power
0	0	X	High Power
X	1	1	Low Power
X	1	0	High Power

At Power up, the Power_over-ride and Power_set bits shall be set to 0.

3.1.1.4 ModPrsL

ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted “Low” when inserted and deasserted “High” when the module is physically absent from the host connector.

3.1.1.5 IntL

IntL is an output pin. When “Low”, it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to host supply voltage on the host board.

3.1.2 Low Speed Electrical Specification

Low speed signaling other than SCL and SDA is based on Low Voltage TTL (LVTTTL) operating at Vcc. Vcc refers to the generic supply voltages of VccTx, VccRx, Vcc_host or Vcc1. Hosts shall use a pull-up resistor connected to Vcc_host on each of the 2-wire interface SCL (clock), SDA (data), and all low speed status outputs. The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.

NOTE 1 - Timing diagrams for SCL and SDA are included in Clause 6.2.2.

The QSFP low speed electrical specifications are given in Table 5. This specification ensures compatibility between host bus masters and the 2-wire interface.

Table 5 — Low Speed Control and Sense Signals

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL(max) = 3.0 mA
	VOH	Vcc - 0.5	Vcc + 0.3	V	
SCL and SDA	VIL	-0.3	Vcc*0.3	V	
	VIH	Vcc*0.7	Vcc + 0.5	V	
Capacitance for SCL and SDA I/O pin	Ci		14	pF	
Total bus capacitive load for SCL and SDA	Cb		100	pF	3.0 k Ohms Pullup resistor, max
			200	pF	1.6 k Ohms Pullup resistor, max
LPMode, Reset and ModeSelL	VIL	-0.3	0.8	V	Iin <= 125 uA for 0V < Vin < Vcc
	VIH	2	VCC + 0.3	V	
ModPrsL and IntL	VOL	0	0.4	V	Iol = 2.0 mA
	VOH	VCC - 0.5	VCC + 0.3	V	

3.1.3 High Speed Electrical Specification

3.1.3.1 Rx(n)(p/n)

Rx(n)(p/n) are QSFP module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP module and not required on the Host board. When properly terminated, the single-ended voltage swing will be between 170 mV to 800 mV and the differential voltage swing (absolute value) will be between 340 mVpp to 1600 mVpp.

Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the optical signal on any channel becoming equal to or less than the level required to assert LOS, then the receiver data output for that channel shall be squelched or disabled. In the squelched or disabled state output impedance levels are maintained while the differential voltage swing shall be less than 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the 2-wire serial interface. Rx Squelch Disable is an optional function. For specific details refer to Clause 6.6.5.2.

3.1.3.2 Tx(n)(p/n)

Tx(n)(p/n) are QSFP module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the QSFP module. The AC coupling is inside the QSFP module and not required on the Host board. The inputs will accept single-ended voltage swings between 250 mV to 800 mV and differential voltage swings between 500 mVpp to 1600 mVpp (absolute value). For best EMI results, single-ended swings between 250 mV and 600 mV and differential voltage swings between 500 mVpp to 1200 mVpp (absolute value) are recommended.

Output squelch, hereafter Tx Squelch, for loss of input signal, hereafter Tx LOS, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal on any channel becomes equal to or less than 50 mVpp, then the transmitter optical output for that channel shall be squelched or disabled and the associated TxLOS flag set.

Where squelched, the transmitter OMA shall be less than or equal to -26 dBm and when disabled the transmitter power shall be less than or equal to -30 dBm. For applications, e.g. Ethernet, where the transmitter off condition is defined in terms of average power, disabling the transmitter is recommended and for applications, e.g. InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter is recommended.

In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the 2-wire serial interface. Tx Squelch Disable is an optional function. For specific details refer to Clause 6.6.5.2.

3.2 Power Requirements

The power supply has three designated pins, Vcc Tx, Vcc1, and Vcc Rx, in the connector. Vcc1 is used to supplement Vcc Tx or Vcc Rx at the discretion of the module vendor. Power is applied concurrently to these pins.

Since different classes of modules exist with pre-defined maximum power consumption limits, it is necessary to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to only accommodate lower power modules. It is recommended that the host, through the management interface, identify the power consumption class of the module before allowing the module to go into high power mode.


A host board together with the QSFP module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion.

All specifications shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.

3.2.1 Host Board Power Supply Filtering

The host board should use the power supply filtering shown in Figure 4.

Figure 4 — Recommended Host Board Power Supply Filtering



Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. Inductors with DC Resistance of less than 0.1 Ohm should be used in order to maintain the required voltage at the Host Edge Card Connector.

The specification for the power supply is shown in Table 6.

Table 6 — Power Supply Specification

Parameter	Min	Nominal	Max	Unit	Condition
Vcc		3.3		V	Measured at Vcc Tx, Vcc Rx and Vcc1.
Vcc set point accuracy	-5		5	%	Measured at Vcc Tx, Vcc Rx and Vcc1.
Power Supply Noise including ripple			50	mV	1 kHz to frequency of operation measured at Vcc_host.
Module Maximum Current Inrush with LPMODE Pin asserted			0.55	A	
Module Maximum Current Inrush with LPMODE Pin deasserted			1.3	A	
Module Current Ramp Rate			100	mA/uS	

Power levels associated with classifications of modules is shown in Table 7.

Table 7 — Power Budget Classification

Power Level	Max Power (W)
1	1.5
2	2
3	2.5
4	3.5

In general, the higher power classification level is associated with higher data rates and longer reach. The system designer is responsible for ensuring that the maximum temperature does not exceed the case temperature requirements.

3.3 ESD

The module and all pins shall withstand 500V electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.


The module shall meet ESD requirements given in EN61000-4-2, criterion B test specification such that when installed in a properly grounded cage and chassis the units are subjected to 15KV air discharges during operation and 8KV direct contact discharges to the case.

4 Mechanical and Board Definition

4.1 Introduction

The overall transceiver module defined in this clause is illustrated in Figure 5. The module and connector dimensions described in this clause are constant for all applications. The bezel, cage assembly, heat sink, and clip can be designed and/or adjusted for the individual application.

Figure 5 — QSFP Module Rendering




4.2 QSFP Datums and Component Alignment

A listing of the datums for the various components is contained in Table 8. The alignments of some of the datums are noted. The relationship of the Transceiver, Cage, and Connector relative to the Host Board and Bezel is illustrated in Figure 6 by the location of the key datums of each of the components. In order to reduce the complexity of the drawings, all dimensions are considered centered unless otherwise specified.

Table 8 — Definition of Datums

Datum	Description
A	Host Board top surface
B	Centerline of bezel
C	**Distance between Connector terminal thru holes on host board
D	*Hard stop on transceiver
E	**Width of transceiver
F	Height of transceiver housing
G	**Width of transceiver pc board
H	Leading edge of signal contact pads on transceiver pc board
J	Top surface of transceiver pc board
K	*Host Board thru hole #1 to accept connector guide post
L	*Host Board thru hole #2 to accept connector guide post
M	**Width of bezel cut out
N	Connector alignment pin
P	**Width of inside of cage at EMI gasket (when fully compressed)
R	Height of inside of cage at EMI Gasket (when fully compressed)
S	Seating Plane of cage on host board
T	*Hard stop on cage
V	Length of heat sink clip
W	Seating Surface of the heat sink on the cage
X & Y	Host board horizontal and depth datums established by customers' fiducials
Z	**Width of heat sink surface that fits into clip
AA	**Connector slot width
BB	Seating plane of cage on host board
CC	Length of boss on heat sink that fits inside of the cage
*Datums D, K, L, N, and T are aligned when assembled (see Figure 6)	
**Centerlines of datums AA C, E, G, M, P and Z are aligned on the same vertical axis	

Figure 6 — QSFP Datum Alignment, Depth




4.3 QSFP Transceiver Mechanical Package Dimensions

A common mechanical outline is used for all QSFP transceivers. The preferred method of removing the transceiver from the cage assembly is by a bail type actuation method. The module shall provide a means to self-lock with the cage upon insertion. The package dimensions for the QSFP transceiver are defined in Figure 7 and Figure 8. The dimensions that control the size of the transceiver that extends outside of the cage are listed as maximum dimensions per Note 1 and Note 6 in Figure 7.

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49



Figure 8 — Drawing of QSFP Transceiver (Part 2 of 2)



- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49

First mate – ground contacts
Second mate – power contacts
Third mate – signal contacts

Figure 9 — Pattern Layout for QSFP Printed Circuit Board



A typical host board mechanical layout for attaching the QSFP Connector and Cage System is shown in Figure 10 and Figure 11. Location of the pattern on the host board is application specific. See Clause 4.6 for details on the location of the pattern relative to the bezel.

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49



The requirement for insertion forces, extraction forces and retention forces are specified in Table 9. The QSFP cage and module design combinations must ensure excessive force applied to a cable does not damage the QSFP cage or host connector. If any part is damaged by excessive force, it should be the cable or media module and not the cage or host connector which is part of the host system.

37
38
39
40
41
42
43
44
45
46
47
48
49

Measurement	Min	Max	Units	Comments
QSFP transceiver insertion	0	40	N	
QSFP transceiver extraction	0	30	N	
QSFP transceiver retention	90	N/A	N	No damage to transceiver below 90N
Cage retention (Latch strength)	180	N/A	N	No damage to latch below 180N
Cage retention in Host Board	114	N/A	N	Force to be applied in a vertical direction, no damage to cage
Insertion / removal cycles, connector/cage	100	N/A	Cyc.	Number of cycles for the connector and cage with multiple transceivers.
Insertion / removal cycles, QSFP Transceiver	50	N/A	Cyc.	Number of cycles for an individual transceiver.

4.5 Color Coding and Labeling of QSFP Transceivers

An exposed feature of the QSFP transceiver (a feature or surface extending outside of the bezel) shall be color coded as follows:

- Beige for 850nm
- Blue for 1310nm
- White for 1550nm

Each QSFP transceiver shall be clearly labeled. The complete labeling need not be visible when the QSFP transceiver is installed and the bottom of the device is the recommended location for the label. Labeling shall include:

- Appropriate manufacturing and part number identification
- Appropriate regulatory compliance labeling
- A manufacturing trace ability code

Also the label should include clear specification of the external port characteristics such as:

- Optical wavelength
- Required fiber characteristics
- Operating data rate
- Interface standards supported
- Link length supported

The labeling shall not interfere with the mechanical, thermal or EMI features.

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49

The recommended basic dimension from the bezel centerline to Datum K and Datum L (See Figure 6 and Figure 12) on the Host board is 43.8mm nominal. The total tolerance can be calculated as follows:

The dimension of 43.8 +/- 1.1mm would apply from the Centerline of the bezel to Datums K and L.

Figure 12 — Recommended Bezel Design



4.7 QSFP Electrical Connector Mechanical

The QSFP Connector is a 38-contact, right angle surface mount connector and is shown in Figure 13. The mechanical specification for the connector is shown in Figure 14.

Figure 13 — QSFP Transceiver Electrical Connector Illustration






Figure 14 — QSFP Electrical Connector Specification



4.8 Individual QSFP Cage Assembly

An exploded view of a complete 1-by-1 assembly is shown schematically in Figure 15.

Figure 15 — Cage and Optional Heat Sink Design (exploded view)




- ① INSIDE SURFACES OF GASKETS WHEN FULLY COMPRESSED.
- ② BREAK EDGE OF INSIDE TIP OF LATCH.
3. THE MAXIMUM FORCE TO DEFLECT THE LATCH TO THE RELEASE POSITION = 6N.
- ④ LATCH DEFLECTION.
- ⑤ CAVITY FOR HEAT-SINK IS OPTIONAL.
- ⑥ OPTIONAL PINS.
- ⑦ PRESS FIT PIN SOLUTIONS REQUIRE A 1.44 MIN HOST BOARD THICKNESS.

[illegible]

4.8.1 QSFP Heat Sink Clip Dimensions

The heat sink clip defined in Figure 17 is for reference only. The design of the heat sink clip, heat sink and features on the cage assembly are vendor specific and not defined in this document. When fastened to the cage, the clip will provide a minimum force of 5 Newtons at the interface of the heat sink and QSFP transceiver. The clip is designed to permit a heat sink to be fastened into the clip then assembled to the cage and to expand slightly during transceiver insertion in order to maintain a contact force between the transceiver and heat sink.

Figure 17 — QSFP Heat Sink Clip



The heat sink illustrated in Figure 18 is for reference only. Critical dimensions to ensure that the heat sink will be compatible with the Heat Sink Clip are defined. The configuration of the fins or posts is application specific along with the outside envelope. The heat sink includes a beveled edge which “rides up” the leading edge of the transceiver as the transceiver is inserted into the cage assembly. The recommended material for the heat sink is aluminum and the surface treatment for the transceiver contacting surface can be anodizing or nickel plating.

[illegible]


4.8.3 Light Pipes

The use of light pipes to indicate status of the transceiver is application specific.

4.9 Dust / EMI Cover

In order to prevent contamination of the internal components and to optimize EMI performance, it is recommended that a Dust/EMI Cover be inserted into the cage assembly when no transceiver is present. See Figure 19 for the recommended design. During installation, the front flange on the cover shall be seated against the front surface of the bezel to prevent dust from entering the equipment. The conductivity of the materials should be chosen for the Dust/EMI Cover to block EMI emissions.

Figure 19 — Dust / EMI Cover



△ DIMENSIONS APPLY FOR INDICATED LENGTH. REMAINING LENGTH MUST NOT EXCEED MAXIMUM OF SPECIFIED DIMENSIONS.

△ REMOVAL FEATURE TO BE INCORPORATED IN THIS AREA.


4.10 Optical Interface

The QSFP optical interface port shall receive a female MPO receptacle as specified in IEC 61754-7. Aligned key (Type B) MPO patchcords should be used to ensure alignment of the signals between the modules. TIA-568 has standardized an aligned key patchcord. The transmit / receive convention is detailed in Figure 20. If the optical connector is orientated such that the keying feature of the MPO receptacle is on the top, then fibers are numbered left to right as 12 through 1 looking into the receptacle.

The four fiber positions on the left (fibers 12, 11, 10, 9) are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right (fibers 4, 3, 2, 1) are used for the optical receive signals (Channel 4 through 1).

The central four fibers (5, 6, 7, 8) may be physically present.

Figure 20 — QSFP Optical Receptacle and Channel Orientation



Fiber Number: 12 11 10 9 4 3 2 1

Transmit Channels: 1 2 3 4

Receive Channels: 4 3 2 1

5 Environmental and Thermal

5.1 Thermal Requirements

The QSFP module shall operate within one or more of the case temperatures ranges defined in Table 10. The temperature ranges are applicable between 60m below sea level and 1800m above sea level, (Ref. NEBS GR-63) utilizing the host systems designed airflow.

Table 10 — Temperature Classification of Module Case

Class	Case Temperature Range
Standard	0 through 70C
Extended	-5 through 85C
Industrial	-40 through 85C

QSFP is designed to allow for up to 16 adjacent transceivers, ganged and/or belly-to-belly, with the appropriate thermal design for cooling / airflow. (Ref. NEBS GR-63)

6 Management Interface

6.1 Introduction

A management interface, as already commonly used in other form factors like GBIC, SFP, and XFP, is specified in order to enable flexible use of the transceiver by the user. The specification has been changed in order to adopt the use of a multi-channel transceiver. Some timing requirements are critical especially for a multi-channel device, so the interface speed has been increased.

6.2 Timing Specification

6.2.1 Introduction


Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at V_{cc} . Hosts shall use a pull-up resistor connected to a V_{cc_host} on the 2-wire interface SCL (clock) and SDA (Data) signals. Detailed electrical specification is given in Clause 3.1.2. Nomenclature for all registers more than 1 bit long is MSB-LSB.

6.2.2 Management Interface Timing Specification

In order to support a multi-channel device a higher clock rate for the serial interface is considered. The timing requirements are shown in Figure 21 and specified in Table 11.

QSFP is positioned to leverage 2-wire timing (Fast Mode devices) to align the use of related cores on host ASICs. This clause closely follows the XFP MSA specification.

Figure 21 — QSFP Timing Diagram



Before initiating a 2-wire serial bus communication, the host shall provide setup time (Host_select_setup - Table 11) on the ModSelL line of all modules on the 2-wire bus. The host shall not change the ModSelL line of any module until the 2-wire serial bus communication is complete and the hold time requirement (Host_select_hold - Table 11) is satisfied. The 2-wire serial interface address of the QSFP module is 1010000X (A0h). In order to allow access to multiple QSFP modules on the same 2-wire serial bus, the QSFP pinout includes a ModSelL or module select pin. This pin (which is pulled high or deselected in the module) must be held low by the host to select the module of interest and allow communication over the 2-wire serial interface. The module must not respond to or accept 2-wire serial bus instructions unless it is selected.

6.2.3 Serial Interface Protocol

The module asserts LOW for clock stretch on SCL.

6.2.3.1 Management Timing Parameters

The timing parameters for the 2-Wire interface to the QSFP module are shown in Table 11.

Table 11 — QSFP 2-Wire Timing Specifications

Parameter	Symbol	Min	Max	Unit	Conditions
Clock Frequency	f_{SCL}	0	400	kHz	
Clock Pulse Width Low	t_{LOW}	1.3		us	
Clock Pulse Width High	t_{HIGH}	0.6		us	
Time bus free before new transmission can start	t_{BUF}	20		us	Between STOP and START
START Hold Time	$t_{HD,STA}$	0.6		us	
START Set-up Time	$t_{SU,STA}$	0.6		us	
Data In Hold Time	$t_{HD,DAT}$	0		us	
Data In Set-up Time	$t_{SU,DAT}$	0.1		us	
Input Rise Time (400kHz)	$t_{R,400}$		300	ns	From (VIL,MAX - 0.15) to (VIH,MIN + 0.15)
Input Fall Time (400kHz)	$t_{F,400}$		300	ns	From (VIH,MIN + 0.15) to (VIL,MAX - 0.15)
STOP Set-up Time	$t_{SU,STO}$	0.6		us	
ModSelL Setup Time	Host_select_setup	2		ms	Setup time on the select lines before start of a host initiated serial bus sequence
ModSelL Hold Time	Host_select_hold	10		us	Delay from completion of a serial bus sequence to changes of transceiver select status
Aborted sequence - bus release	Deselect_Abort	2		ms	Delay from a host de-asserting ModSelL (at any point in a bus sequence),to the QSFP module releasing SCL and SDA

6.3 Memory Interaction Specifications

QSFP memory transaction timings are given in Table 12. Single byte writable memory blocks are given in Table 13. Multiple byte writable memory blocks are defined in Table 14.

Table 12 — QSFP Memory Specification

Parameter	Symbol	Min	Max	Unit	Conditions
Serial Interface Clock Holdoff "Clock Stretching"	T_clock_hold		500	us	Maximum time the QSFP module may hold the SCL line low before continuing with a read or write operation
Complete Single or Sequential Write	t _{WR}		40	ms	Complete (up to) 4 Byte Write
Endurance (Write Cycles)		50 k		cycles	70 °C

Table 13 — Single Byte Writable Memory Block

Page	Address	Volatile or NonVolatile	Description
A0h	86	Volatile	Control Register
A0h	87	Volatile	Rx Rate select register
A0h	88	Volatile	Tx Rate select register
A0h	127	Volatile	Page Select Byte

Table 14 — Multiple Byte Writable Memory Block

Address	# Bytes	Volatile / NonVolatile	Description
89-92	4	Volatile	Application select per channel
100-106	7	Volatile	Module Mask
119-122	4	Volatile	Password Change Entry Area (Optional)
123-126	4	Volatile	Password Entry Area (Optional)
128-255	128	Non-Volatile	User Writable memory - Page 02h
225-241	16	Volatile	Vendor Specific Channel Controls - Page 03h
242-253	12	Volatile	Channel Monitor Masks - Page 03h

6.3.1 Timing for Soft Control and Status Functions

Timing for QSFP soft control and status functions are described in Table 15.

Table 15 — I/O Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on ² , hot plug or rising edge of Reset until the module is fully functional ³ . This time does not apply to non-Power Level 0 modules in the Low Power State.
Reset Init Assert Time	t_reset_init	2	us	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on ² until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on ² to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional ³
LPMode Assert Time	ton_LPMode	100	us	Time from assertion of LPMode (Vin:LPMode = Vih) until module power consumption enters Power Level 1
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until Vout:IntL = Vol
IntL Deassert Time	toff_IntL	500	us	Time from clear on read ⁴ operation of associated flag until Vout:IntL = Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set (value = 1b) and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value = 1b) and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set (value = 1b) ¹ until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared (value = 0b) ¹ until associated IntL operation resumes
Application or Rate Select Change Time	t_ratesel	100	ms	Time from change of state of Application or Rate Select bit ¹ until transmitter or receiver bandwidth is in conformance with appropriate specification
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set (value = 1b) ¹ until module power consumption enters Power Level 1
Power_over-ride or Power-set Deassert Time	toff_Pdown	300	ms	Time from P_Down bit cleared (value = 0b) ¹ until the module is fully functional ³
Note 1. Measured from falling clock edge after stop bit of write transaction.				
Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.				
Note 3. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted. The module should also meet optical and electrical specifications.				
Note 4. Measured from falling clock edge after stop bit of read transaction.				

Squelch and disable timings are defined in Table 16.

Table 16 — I/O Timing for Squelch and Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	80	us	Time from loss of Rx input signal until the squelched output condition is reached. See clause 3.1.3.1.
Rx Squelch Deassert Time	toff_Rxsq	80	us	Time from resumption of Rx input signals until normal Rx output condition is reached. See clause 3.1.3.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output condition is reached. See clause 3.1.3.2.
Tx Squelch Deassert Time	toff_Txsq	400	ms	Time from resumption of Tx input signals until normal Tx output condition is reached. See clause 3.1.3.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical output falls below 10% of nominal
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal
Rx Output Disable Assert Time	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx output falls below 10% of nominal
Rx Output Disable Deassert Time	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b) ¹ until Rx output rises above 90% of nominal
Squelch Disable Assert Time	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit set (value = 1b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert Time	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) ¹ until squelch functionality is enabled.
Note 1. Measured from falling clock edge after stop bit of write transaction.				

6.4 Device Addressing and Operation

Serial Clock (SCL): The host supplied SCL input to QSFP transceivers is used to positive-edge clock data into each QSFP device and negative-edge clock data out of each device. The SCL line may be pulled low by an QSFP module during clock stretching.

Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain or open-collector driven and may be wire-ORed with any number of open-drain or open collector devices.

Master/Slave: QSFP transceivers operate only as slave devices. The host must provide a bus master for SCL and initiate all read/write communication.

Device Address: Each QSFP is hard wired at the device address A0h. See Clause 6.6 for memory structure within each transceiver.

Multiple Devices per SCL/SDA: While QSFP transceivers are compatible with point-to-point SCL/SDA, they can share a single SCL/SDA bus by using the QSFP ModSelI line. See Clause 3.1.1.1, Clause 3.1.2 and Table 3 for more information.

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicate a START or STOP condition. All addresses and data words are serially transmitted to and from the QSFP in 8-bit words. Every byte on the SDA line must be 8-bits long. Data is transferred with the most significant bit (MSB) first.

START Condition: A high-to-low transition of SDA with SCL high is a START condition, which must precede any other command.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition.

Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Device address bytes and write data bytes initiated by the host shall be acknowledged by QSFP transceivers. Read data bytes transmitted by QSFP transceivers shall be acknowledged by the host for all but the final byte read, for which the host shall respond with a STOP instead of an ACK.

Memory (Management Interface) Reset: After an interruption in protocol, power loss or system reset the QSFP management interface can be reset. Memory reset is intended only to reset the QSFP transceiver management interface (to correct a hung bus). No other transceiver functionality is implied.

- 1) Clock up to 9 cycles.
- 2) Look for SDA high in each cycle while SCL is high.
- 3) Create a START condition as SDA is high

Device Addressing: QSFP devices require an 8-bit device address word following a start condition to enable a read or write operation. The device address word consists of a mandatory sequence for the first seven most significant bits in Figure 22. This is common to all QSFP devices.

Figure 22 — QSFP Device Address

1	0	1	0	0	0	0	R/W
MSB							LSB

The eighth bit of the device address is the read/write operating select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this bit is set low. Upon compare of the device address (with ModSelL in the low state) the QSFP transceiver shall output a zero (ACK) on the SDA line to acknowledge the address.

6.5 Read/Write Functionality

6.5.1 QSFP Memory Address Counter (Read AND Write Operations)

QSFP devices maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the transceiver. This address stays valid between operations as long as QSFP power is maintained. The address “roll over” during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.

1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
3
3
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
4

A current address read operation requires only the device address read word (10100001) be sent, see Figure 23. Once acknowledged by the QSFP, the current address data word is serially clocked out. The host does not respond with an acknowledge, but does generate a STOP condition once the data word is read.

Figure 23 — QSFP Current Address Read Operation

[illegible]

6.5.3 Read Operations (Random Read)

A random read operation requires a “dummy” write operation to load in the target byte address as shown in Figure 24. This is accomplished by the following sequence: The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the QSFP. The host then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The QSFP acknowledges the device address and serially clocks out the requested data word. The host does not respond with an acknowledge, but does generate a STOP condition once the data word is read.

Figure 24 — QSFP Random Read

[illegible]

6.5.3.1 Read Operations (Sequential Read)

Sequential reads are initiated by either a current address read Figure 25 or a random address read Figure 26. To specify a sequential read, the host responds with an acknowledge (instead of a STOP) after each data

word. As long as the QSFP receives an acknowledge, it shall serially clock out sequential data words. The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledge.

Figure 25 — Sequential Address Read Starting at QSFP Current Address

[illegible]

Figure 26 — Sequential Address Read Starting with Random QSFP Read

[illegible]

6.5.4 Write Operations (BYTE Write)

A write operation requires an 8-bit data word address following the device address write word (10100000) and acknowledgement, see Figure 27. Upon receipt of this address, the QSFP shall again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8-bit data word, the QSFP shall output a zero (ACK) and the host master must terminate the write sequence with a STOP condition for the write cycle to begin. If a START condition is sent in place of a STOP condition (i.e. a repeated START per the 2-wire interface specification) the write is aborted and the data received during that operation is discarded. Upon receipt of the proper STOP condition, the QSFP enters an internally timed write cycle, t_{WR} , to internal memory. The QSFP disables its management interface input during this write cycle and shall not respond or acknowledge subsequent commands until the write is complete. Note that 2-wire interface “Combined Format” using repeated START conditions is not supported on QSFP write commands.


Figure 27 — QSFP Write Byte Operation

[illegible]

6.5.5 Write Operations (Sequential Write)

QSFP's shall support up to a 4 sequential byte write without repeatedly sending QSFP address and memory address information as shown in Figure 28. A "sequential" write is initiated the same way as a single byte write, but the host master does not send a stop condition after the first word is clocked in. Instead, after the QSFP acknowledges receipt of the first data word, the host can transmit up to three more data words. The QSFP shall send an acknowledge after each data word received. The host must terminate the sequential write sequence with a STOP condition or the write operation shall be aborted and data discarded. Note that 2-wire interface "combined format" using repeated START conditions is not supported on QSFP write commands.

Figure 28 — QSFP Sequential Write Operation



6.5.6 Write Operations (Acknowledge Polling)

Once the QSFP internally timed write cycle has begun (and inputs are being ignored on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address word. Only if the internal write cycle is complete shall the QSFP respond with an acknowledge to subsequent commands, indicating read or write operations can continue.


6.6 QSFP Memory Map

This subclause defines the Memory Map for QSFP transceiver used for serial ID, digital monitoring and certain control functions. The interface is mandatory for all QSFP devices. The interface has been designed largely after the XFP MSA as defined in INF-8077i Rev.4.0. The memory map has been changed in order to accommodate 4 optical channels and limit the required memory space. The single address approach as used in XFP using paging for provision of more less time critical memory content is used in order to enable time critical interactions between host and transceiver.

The structure of the memory is shown in Figure 29. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed. For example, in Figure 29 upper pages 01 and 02 are optional. Upper page 01 allows implementation of Application Select Table, and upper page 02 provides user read/write space. The lower page and upper pages 00 and 03 are always implemented. See Table 39 for details regarding declaration of optional upper pages 01 and 02.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a “one-time-read” for all data related to an interrupt situation. After an Interrupt, IntL, has been asserted, the host can read out the flag field to determine the effected channel and type of flag.

Figure 29 — QSFP Memory Map



In order to allow access to multiple QSFP transceivers on the same 2-wire serial interface, the QSFP pinout includes a ModSel pin which allows the host to select the respective transceiver for interaction. See Clause 3.1.1.1 for details on ModSel and Clause 3.1.2 for details of the 2-Wire serial interface.

Note: Unless specifically noted, all informative ID fields must be filled out. Using a value of 0 to indicate a field is unspecified (as is common in the SFP definition) is not permitted. Reserved memory locations are to be filled with logic zeros in all bit locations for reserved bytes, and in reserved bit locations for partially specified byte locations as described in this clause.

APPLICABLE DOCUMENTS

Digital Diagnostic Monitoring Interface for Optical Transceivers SFF document number: SFF-8472, rev. 9.5 June 1, 2004.

6.6.1 Lower Memory Map

The lower 128 bytes of the 2-wire serial bus address space, see Table 17, is used to access a variety of measurements and diagnostic functions, a set of control functions, and a means to select which of the various upper memory map pages are accessed on subsequent reads. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed. The definition of Identifier field is the same as page 00h Byte 128.

Table 17 — Lower Memory Map

Byte Address	Description	Type
0	Identifier (1 Byte)	Read-Only
1-2	Status (2 Bytes)	Read-Only
3-21	Interrupt Flags (19 Bytes)	Read-Only
22-33	Module Monitors (12 Bytes)	Read-Only
34-81	Channel Monitors (48 Bytes)	Read-Only
82-85	Reserved (4 Bytes)	Read-Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Password Change Entry Area (optional) (4 Bytes)	Read/Write
123-126	Password Entry Area (optional) (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write

6.6.1.1 Status Indicator Bits

The Status Indicators are defined in Table 18.

Table 18 — Status Indicators

Byte	Bit	Name	Description
1	All	Reserved	
2	7	Reserved	
	6	Reserved	
	5	Reserved	
	4	Reserved	
	3	Reserved	
	2	Reserved	
	1	IntL	Digital state of the IntL interrupt output pin.
	0	Data_Not_Ready	Indicates transceiver has not yet achieved power up and monitor data is not ready. Bit remains high until data is ready to be read at which time the device sets the bit low.

The Data_Not_Ready bit is high during module power up and prior to a valid suite of monitor readings. Once all monitor readings are valid, the bit is set low until the device is powered down.

6.6.1.2 Interrupt Flags

A portion of the memory map (Bytes 3 through 21), form a flag field. Within this field, the status of LOS and Tx Fault as well as alarms and warnings for the various monitored items is reported. For normal operation and default state, the bits in this field have the value of 0b. For the defined conditions of LOS, Tx Fault, module and channel alarms and warnings, the appropriate bit or bits are set, value = 1b. Once asserted, the bits remained set (latched) until cleared by a read operation that includes the affected bit or reset by the ResetL pin.

The Channel Status Interrupt Flags are defined in Table 19.

Table 19 — Channel Status Interrupt Flags

Byte	Bit	Name	Description
3	7	L-Tx4 LOS	Latched TX LOS indicator, channel 4 (Optional)
	6	L-Tx3 LOS	Latched TX LOS indicator, channel 3 (Optional)
	5	L-Tx2 LOS	Latched TX LOS indicator, channel 2 (Optional)
	4	L-Tx1 LOS	Latched TX LOS indicator, channel 1 (Optional)
	3	L-Rx4 LOS	Latched RX LOS indicator, channel 4
	2	L-Rx3 LOS	Latched RX LOS indicator, channel 3
	1	L-Rx2 LOS	Latched RX LOS indicator, channel 2
	0	L-Rx1 LOS	Latched RX LOS indicator, channel 1
4	7-4	Reserved	
	3	L-Tx4 Fault	Latched TX fault indicator, channel 4
	2	L-Tx3 Fault	Latched TX fault indicator, channel 3
	1	L-Tx2 Fault	Latched TX fault indicator, channel 2
	0	L-Tx1 Fault	Latched TX fault indicator, channel 1
5	All	Reserved	

The Module Monitor Interrupt Flags are defined in Table 20.

Table 20 — Module Monitor Interrupt Flags

Byte	Bit	Name	Description
6	7	L-Temp High Alarm	Latched high temperature alarm
	6	L-Temp Low Alarm	Latched low temperature alarm
	5	L-Temp High Warning	Latched high temperature warning
	4	L-Temp Low Warning	Latched low temperature warning
	3-0	Reserved	
7	7	L-Vcc High Alarm	Latched high supply voltage alarm
	6	L-Vcc Low Alarm	Latched low supply voltage alarm
	5	L-Vcc High Warning	Latched high supply voltage warning
	4	L-Vcc Low Warning	Latched low supply voltage warning
	3-0	Reserved	
8	All	Reserved	

The Channel Monitor Interrupt Flags are defined in Table 21.

Table 21 — Channel Monitor Interrupt Flags

Byte	Bit	Name	Description
9	7	L-Rx1 Power High Alarm	Latched high RX power alarm, channel 1
	6	L-Rx1 Power Low Alarm	Latched low RX power alarm, channel 1
	5	L-Rx1 Power High Warning	Latched high RX power warning, channel 1
	4	L-Rx1 Power Low Warning	Latched low RX power warning, channel 1
	3	L-Rx2 Power High Alarm	Latched high RX power alarm, channel 2
	2	L-Rx2 Power Low Alarm	Latched low RX power alarm, channel 2
	1	L-Rx2 Power High Warning	Latched high RX power warning, channel 2
	0	L-Rx2 Power Low Warning	Latched low RX power warning, channel 2
10	7	L-Rx3 Power High Alarm	Latched high RX power alarm, channel 3
	6	L-Rx3 Power Low Alarm	Latched low RX power alarm, channel 3
	5	L-Rx3 Power High Warning	Latched high RX power warning, channel 3
	4	L-Rx3 Power Low Warning	Latched low RX power warning, channel 3
	3	L-Rx4 Power High Alarm	Latched high RX power alarm, channel 4
	2	L-Rx4 Power Low Alarm	Latched low RX power alarm, channel 4
	1	L-Rx4 Power High Warning	Latched high RX power warning, channel 4
	0	L-Rx4 Power Low Warning	Latched low RX power warning, channel 4
11	7	L-Tx1 Bias High Alarm	Latched high TX bias alarm, channel 1
	6	L-Tx1 Bias Low Alarm	Latched low TX bias alarm, channel 1
	5	L-Tx1 Bias High Warning	Latched high TX bias warning, channel 1
	4	L-Tx1 Bias Low Warning	Latched low TX bias warning, channel 1
	3	L-Tx2 Bias High Alarm	Latched high TX bias alarm, channel 2
	2	L-Tx2 Bias Low Alarm	Latched low TX bias alarm, channel 2
	1	L-Tx2 Bias High Warning	Latched high TX bias warning, channel 2
	0	L-Tx2 Bias Low Warning	Latched low TX bias warning, channel 2
12	7	L-Tx3 Bias High Alarm	Latched high TX bias alarm, channel 3
	6	L-Tx3 Bias Low Alarm	Latched low TX bias alarm, channel 3
	5	L-Tx3 Bias High Warning	Latched high TX bias warning, channel 3
	4	L-Tx3 Bias Low Warning	Latched low TX bias warning, channel 3
	3	L-Tx4 Bias High Alarm	Latched high TX bias alarm, channel 4
	2	L-Tx4 Bias Low Alarm	Latched low TX bias alarm, channel 4
	1	L-Tx4 Bias High Warning	Latched high TX bias warning, channel 4
	0	L-Tx4 Bias Low Warning	Latched low TX bias warning, channel 4
13-14	All	Reserved	Reserved channel monitor flags, set 3
15-16	All	Reserved	Reserved channel monitor flags, set 4
17-18	All	Reserved	Reserved channel monitor flags, set 5
19-20	All	Reserved	Reserved channel monitor flags, set 6
21	All	Reserved	

6.6.1.3 Module Monitors

Real time monitoring for the QSFP module include transceiver temperature, transceiver supply voltage, and monitoring for each transmit and receive channel. Channel monitoring functions are described in Clause 6.6.1.4.

Measured parameters are reported in 16-bit data fields, i.e., two concatenated bytes. These are shown in Table 22. The 16 bit-data fields allow for wide dynamic range. This is not intended to imply that a 16-bit A/D system is recommended or required in order to achieve the accuracy goals stated below. The width of the data field should not be taken to imply a given level of precision. It is conceivable that the accuracy goals herein can be achieved by a system having less than 16 bits of resolution. It is recommended that any low-order data bits beyond the system's specified accuracy be fixed at zero. Overall system accuracy and precision will be vendor dependent.

To guarantee coherency of the diagnostic monitoring data, the host is required to retrieve any multi-byte fields from the diagnostic monitoring data structure by the use of a single two-byte read sequence across the 2-wire serial interface. The transceiver is required to insure that any multi-byte fields that are updated with diagnostic monitoring data must have this update done in a fashion that guarantees coherency and consistency of the data. In other words, the update of a multi-byte field by the transceiver must not occur such that a partially updated multi-byte field can be transferred to the host. Also, the transceiver shall not update a multi-byte field within the structure during the transfer of that multi-byte field to the host, such that partially updated data would be transferred to the host.

Accuracy requirements specified below shall apply to the operating signal range specified in the relevant standard. The manufacturer's specification should be consulted for more detail on the conditions under which the accuracy requirements are met.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.

Internally measured transceiver temperature are represented as a 16-bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of –128C to +128C that is considered valid between –40 and +125C. Temperature accuracy is vendor specific but must be better than ± 3 degrees Celsius over specified operating temperature and voltage. Please see vendor specification for details on location of temperature sensor.

Internally measured transceiver supply voltage are represented as a 16-bit unsigned integer with the voltage defined as the full 16 bit value (0 – 65535) with LSB equal to 100 uVolt, yielding a total measurement range of 0 to +6.55 Volts. Practical considerations to be defined by transceiver manufacturer will tend to limit the actual bounds of the supply voltage measurement. Accuracy is vendor specific but must be better than $\pm 3\%$ of the manufacturer's nominal value over specified operating temperature and voltage.

Table 22 — Module Monitoring Values

Byte	Bit	Name	Description
22	All	Temperature MSB	Internally measured module temperature
23	All	Temperature LSB	
24-25	All	Reserved	
26	All	Supply Voltage MSB	Internally measured module supply voltage
27	All	Supply Voltage LSB	
28 - 33	All	Reserved	

6.6.1.4 Channel Monitoring

Real time channel monitoring is for each transmit and receive channel and includes optical input power and Tx bias current. Module monitoring functions are described in Clause 6.6.1.3.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data. Table 23 defines the Channel Monitoring.

Measured TX bias current is in mA and are represented as a 16-bit unsigned integer with the current defined as the full 16 bit value (0 – 65535) with LSB equal to 2 uA, yielding a total measurement range of 0 to 131 mA. Accuracy is vendor specific but must be better than $\pm 10\%$ of the manufacturer's nominal value over specified operating temperature and voltage.

Measured RX received optical power is in mW and can represent either average received power or OMA depending upon how bit 3 of byte 220 (upper memory page 00h) is set. Represented as a 16 bit unsigned integer with the power defined as the full 16 bit value (0 – 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). Absolute accuracy is dependent upon the exact optical wavelength. For the vendor specified wavelength, accuracy shall be better than ± 3 dB over specified temperature and voltage. This accuracy shall be maintained for input power levels up to the lesser of maximum transmitted or maximum received optical power per the appropriate standard. It shall be

maintained down to the minimum transmitted power minus cable plant loss (insertion loss or passive loss) per the appropriate standard. Absolute accuracy beyond this minimum required received input optical power range is vendor specific.

Table 23 — Channel Monitoring Values

<i>Byte</i>	<i>Bit</i>	<i>Name</i>	<i>Description</i>
34	All	Rx1 Power MSB	Internally measured RX input power, channel 1
35	All	Rx1 Power LSB	
36	All	Rx2 Power MSB	Internally measured RX input power, channel 2
37	All	Rx2 Power LSB	
38	All	Rx3 Power MSB	Internally measured RX input power, channel 3
39	All	Rx3 Power LSB	
40	All	Rx4 Power MSB	Internally measured RX input power, channel 4
41	All	Rx4 Power LSB	
42	All	Tx1 Bias MSB	Internally measured TX bias, channel 1
43	All	Tx1 Bias LSB	
44	All	Tx2 Bias MSB	Internally measured TX bias, channel 2
45	All	Tx2 Bias LSB	
46	All	Tx3 Bias MSB	Internally measured TX bias, channel 3
47	All	Tx3 Bias LSB	
48	All	Tx4 Bias MSB	Internally measured TX bias, channel 4
49	All	Tx4 Bias LSB	
50-57			Reserved channel monitor set 3
58-65			Reserved channel monitor set 4
66-73			Reserved channel monitor set 5
74-81			Reserved channel monitor set 6

6.6.1.5 Control Bytes

Control Bytes are defined in Table 24.

Table 24 — Control Bytes

Byte	Bit	Name	Description
86	7-4	Reserved	
	3	Tx4_Disable	Read/write bit that allows software disable of transmitters. ¹
	2	Tx3_Disable	Read/write bit that allows software disable of transmitters. ¹
	1	Tx2_Disable	Read/write bit that allows software disable of transmitters. ¹
	0	Tx1_Disable	Read/write bit that allows software disable of transmitters. ¹
87	7	Rx4_Rate_Select	Software Rate Select, Rx channel 4 msb (Optional)
	6	Rx4_Rate_Select	Software Rate Select, Rx channel 4 lsb (Optional)
	5	Rx3_Rate_Select	Software Rate Select, Rx channel 3 msb (Optional)
	4	Rx3_Rate_Select	Software Rate Select, Rx channel 3 lsb (Optional)
	3	Rx2_Rate_Select	Software Rate Select, Rx channel 2 msb (Optional)
	2	Rx2_Rate_Select	Software Rate Select, Rx channel 2 lsb (Optional)
	1	Rx1_Rate_Select	Software Rate Select, Rx channel 1 msb (Optional)
	0	Rx1_Rate_Select	Software Rate Select, Rx channel 1 lsb (Optional)
88	7	Tx4_Rate_Select	Software Rate Select, Tx channel 4 msb (Optional)
	6	Tx4_Rate_Select	Software Rate Select, Tx channel 4 lsb (Optional)
	5	Tx3_Rate_Select	Software Rate Select, Tx channel 3 msb (Optional)
	4	Tx3_Rate_Select	Software Rate Select, Tx channel 3 lsb (Optional)
	3	Tx2_Rate_Select	Software Rate Select, Tx channel 2 msb (Optional)
	2	Tx2_Rate_Select	Software Rate Select, Tx channel 2 lsb (Optional)
	1	Tx1_Rate_Select	Software Rate Select, Tx channel 1 msb (Optional)
	0	Tx1_Rate_Select	Software Rate Select, Tx channel 1 lsb (Optional)
89	All	Rx4_Application_Select	Software Application Select per SFF-8079, Rx Channel 4 (Optional)
90	All	Rx3_Application_Select	Software Application Select per SFF-8079, Rx Channel 3 (Optional)
91	All	Rx2_Application_Select	Software Application Select per SFF-8079, Rx Channel 2 (Optional)
92	All	Rx1_Application_Select	Software Application Select per SFF-8079, Rx Channel 1 (Optional)
93	2-7	Reserved	
93	1	Power_set	Power set to low power mode. Default 0.
93	0	Power_over-ride	Override of LPMode signal setting the power mode with software.
94	All	Tx4_Application_Select	Software Application Select per SFF-8079, Tx Channel 4 (Optional)
95	All	Tx3_Application_Select	Software Application Select per SFF-8079, Tx Channel 3 (Optional)
96	All	Tx2_Application_Select	Software Application Select per SFF-8079, Tx Channel 2 (Optional)
97	All	Tx1_Application_Select	Software Application Select per SFF-8079, Tx Channel 1 (Optional)
98-99	All	Reserved	

1. Writing "1" disables the laser of the channel.

If software Rate Select is not implemented, the transceiver ignores the value of Rate Select bits. The registers read all "0"s upon power-up.

6.6.1.6 Module and Channel Masks

The host system may control which flags result in an interrupt (IntL) by setting high individual bits from a set of masking bits in bytes 100-104 for module flags, and bytes 242-253 of page 03h for channel flags. These are described in Table 25 and Table 48. A 1 value in a masking bit prevents the assertion of the hardware IntL pin by the corresponding latched flag bit. Masking bits are volatile and startup with all unmasked (masking bits 0).

The mask bits may be used to prevent continued interruption from on-going conditions, which would otherwise continually reassert the hardware IntL pin.

Table 25 — IntL Masking Bits for Module and Channel Status Interrupts

Byte	Bit	Name	Description
100	7	M-Tx4 LOS	Masking bit for TX LOS indicator, channel 4 (Optional)
	6	M-Tx3 LOS	Masking bit for TX LOS indicator, channel 3 (Optional)
	5	M-Tx2 LOS	Masking bit for TX LOS indicator, channel 2 (Optional)
	4	M-Tx1 LOS	Masking bit for TX LOS indicator, channel 1 (Optional)
	3	M-Rx4 LOS	Masking bit for RX LOS indicator, channel 4
	2	M-Rx3 LOS	Masking bit for RX LOS indicator, channel 3
	1	M-Rx2 LOS	Masking bit for RX LOS indicator, channel 2
	0	M-Rx1 LOS	Masking bit for RX LOS indicator, channel 1
101	7-4	Reserved	
	3	M-Tx4 Fault	Masking bit for TX fault indicator, channel 4
	2	M-Tx3 Fault	Masking bit for TX fault indicator, channel 3
	1	M-Tx2 Fault	Masking bit for TX fault indicator, channel 2
	0	M-Tx1 Fault	Masking bit for TX fault indicator, channel 1
102	All	Reserved	
103	7	M-Temp High Alarm	Masking bit for high Temperature alarm
	6	M-Temp Low Alarm	Masking bit for low Temperature alarm
	5	M-Temp High Warning	Masking bit for high Temperature warning
	4	M-Temp Low Warning	Masking bit for low Temperature warning
	3-0	Reserved	
104	7	M-Vcc High Alarm	Masking bit for high Vcc alarm
	6	M-Vcc Low Alarm	Masking bit for low Vcc alarm
	5	M-Vcc High Warning	Masking bit for high Vcc warning
	4	M-Vcc Low Warning	Masking bit for low Vcc warning
	3-0	Reserved	
105-106	All	Reserved	

6.6.1.7 Rate Select

Rate Select is an optional control used to limit the receiver bandwidth for compatibility with multiple data rates (most likely Fibre Channel). In addition, rate selection allows the transmitter to be fine tuned for specific data rate transmissions.

The transceiver may:

- a) Provide no support for rate selection
- b) Rate selection using extended rate select
- c) Rate selection with application select tables

6.6.1.7.1 No Rate Selection Support

When no rate selection is supported, (page 00h, byte 221, bits 2 and 3) have a value of 0 and Options (page 00h, byte 195, bit 5) have a value of 0. Lack of implementation does not indicate lack of simultaneous compliance with multiple standard rates. Compliance with particular standards should be determined from Transceiver Values (See Table 33).

6.6.1.7.2 Extended Rate Selection

When (page 00h, byte 221, bits 2 and 3) have the values of 0 and 1 respectively and at least one of the bits in the Extended Rate Compliance byte (page 00h, byte 141) have a value of one, the module supports extended rate select. Extended rate selection has reserved two bits per channel in the Rxn_Rate_Select and two bits per channel in the Txn_Rate_Select to denote up to four rates. Table 26 defines the functionality when bit 0 of byte 141 is 1. All other values of Extended Rate Compliance byte are reserved.

Table 26 — Functionality of xN_Rate_Select with Extended Rate Selection

xN_Rate_Select msb Value	xN_Rate_Select lsb Value	Description
0	0	Optimized for data rates less than 2.2Gb/s
0	1	Optimized for data rates from 2.2 up to 6.6Gb/s
1	0	Optimized for 6.6 Gb/s data rates and above
1	1	Reserved

6.6.1.7.3 Rate Selection Using Application Select Tables

Application Select maximizes compatibility with SFF-8079 Part 2 for transceivers that are SFF-8472 compliant.

When the Rate Select declaration bits (page 00h, byte 221, bits 2 and 3) have the values of 1 and 0 respectively, the Application Select method defined in Page 01h is used (see Clause 6.6.3).

The host reads the entire application select table on page 01h to determine the capabilities of the transceiver. The host controls each channel separately by writing a Control Mode and Table Select (TS) byte to bytes 89-92 and bytes 94-97. The bits of the Rx_Application Select and the Tx_Application Select registers are defined in Table 27.

Table 27 — Definition of Application Select (Bytes 89 to 92 and Bytes 94 to 97))

7	6	5	4	3	2	1	0
Control Mode				Table Select, TS			

Control Mode defines the application control mode. Table Select selects module behavior from the AST among 63 possibilities (000000 to 111110). Note that (111111) is invalid.

Table 28 — Detailed Description of Control Mode

Bit 7	Bit 6	Function	Address 87, 88 Control	Table Select Control
0	0	Extended rate selection	lsb and msb are used according to declaration bits.	Ignored
1	Don't care	Application Select	Ignored	Field points to application

Default values for control mode is 0,0 and is volatile memory.

6.6.1.8 Password Entry and change

Bytes 119-126 are reserved for an optional password entry function. The Password entry bytes are write only and will be retained until power down, reset, or rewritten by host. This function may be used to control read/write access to vendor specific page 02h. Additionally, module vendors may use this function to implement write protection of Serial ID and other QSFP read only information. Passwords may be supplied to and used by Host manufacturers to limit write access in the User EEPROM Page 02h.

Password access shall not be required to access QSFP defined data in the lower memory page 00h or in upper pages 00h, 02h and 03h. Note that multiple module manufacturer passwords may be defined to allow selective access to read or write to various sections of memory as allowed above.

Host manufacturer and module manufacturer passwords shall be distinguished by the high order bit (bit 7, byte 123). All host manufacturer passwords shall fall in the range of 00000000h to 7FFFFFFFh, and all module manufacturer passwords in the range of 80000000h to FFFFFFFFh. Host manufacturer passwords shall be initially set to 00001011h in new modules.

1 Host manufacturer passwords may be changed by writing a new password in bytes 119-122 when the correct
2 current Host manufacture password has been entered in 123-126, with the high order bit being ignored and
3 forced to a value of 0 in the new password.

4 The password entry field shall be set to 00000000h on power up and reset.
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

6.6.2 Upper Memory Map Page 00h

Page 00h consists of the Serial ID and is used for read only identification information. The Serial ID is divided into the Base_ID Fields, Extended ID Fields and Vendor Specific ID Fields. The format of the Serial ID Memory Map is shown in Table 29.

Table 29 — Serial ID: Data Fields

Address	Size (Bytes)	Name	Description of Base ID Field
Base_ID Fields			
128	1	Identifier	Identifier Type of serial transceiver
129	1	Ext. Identifier	Extended identifier of serial transceiver
130	1	Connector	Code for connector type
131-138	8	Transceiver	Code for electronic compatibility or optical compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s.
141	1	Extended RateSelect Compliance	Tags for Extended RateSelect compliance
142	1	Length(SMF)	Link length supported for SMF fiber in km
143	1	Length (E-50µm)	Link length supported for EBW 50/125 µm fiber, units of 2 m
144	1	Length (50 µm)	Link length supported for 50/125 µm fiber, units of 1 m
145	1	Length (62.5 µm)	Link length supported for 62.5/125 µm fiber, units of 1 m
146	1	Length (Copper)	Link length supported for copper, units of 1m
147	1	Device Tech	Device technology
148-163	16	Vendor name	QSFP vendor name (ASCII)
164	1	Extended Transceiver	Extended Transceiver Codes for InfiniBand
165-167	3	Vendor OUI	QSFP vendor IEEE company ID
168-183	16	Vendor PN	Part number provided by QSFP vendor (ASCII)
184-185	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
186-187	2	Wavelength	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	2	Wavelength Tolerance	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength.(Wavelength Tol. = value/200 in nm)
190	1	Max Case Temp	Maximum Case Temperature in Degrees C.
191	1	CC_BASE	Check code for Base ID Fields (addresses 128-190)
Extended ID Fields			
192-195	4	Options	Rate Select, TX Disable, TX Fault, LOS
196-211	16	Vendor SN	Serial number provided by vendor (ASCII)
212-219	8	Date code	Vendor's manufacturing date code
220	1	Diagnostic Monitoring Type	Indicates which type of diagnostic monitoring is implemented (if any) in the transceiver. Bit 1, 0 Reserved
221	1	Enhanced Options	Indicates which optional enhanced features are implemented in the transceiver.
222	1	Reserved	Reserved
223	1	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
Vendor Specific ID Fields			
224-255	32	Vendor Specific	Vendor Specific EEPROM

6.6.2.1 Identifier (Address 128)

The identifier value specifies the physical device described by the serial information. This value shall be included in the serial data. The defined identifier values are shown in Table 30. The QSFP transceiver shall use the identifier 0Ch.

Table 30 — Identifier Values

Value	Description of Physical Device
00h	Unknown or unspecified
01h	GBIC
02h	Module/connector soldered to motherboard
03h	SFP transceiver
04h	300 pin XBI
05h	XENPAK
06h	XFP
07h	XFF
08h	XFP-E
09h	XPAK
0Ah	X2
0Bh	DWDM-SFP
0Ch	QSFP
0Dh-7Fh	Reserved
80-FFh	Vendor specific

6.6.2.2 Extended Identifier (Address 129)

The extended identifier provides additional information about the basic transceiver types such as whether the transceiver contains a CDR function and identifies the power consumption class it belongs to.

Table 31 — Extended Identifier Values

Bit	Description of device type
7-6	00: Power Class 1 Module (1.5 W max. power consumption)
	01: Power Class 2 Module (2.0 W max. power consumption)
	10: Power Class 3 Module (2.5 W max. power consumption)
	11: Power Class 4 Module (3.5 W max. power consumption)
5	Reserved
4	0: No CLEI code present in Page 02h
	1: CLEI code present in Page 02h
3-0	Reserved

6.6.2.3 Connector (Address 130)

The Connector value indicates the external connector provided on the interface. This value shall be included in the serial data. The defined connector values are shown in Table 32. Note that 01h – 0Bh are not QSFP compatible, and are included for compatibility with other standards.

Table 32 — Connector Values

Value	Description of Connector
00h	Unknown or unspecified
01h	SC
02h	Fibre Channel Style 1 copper connector
03h	Fibre Channel Style 2 copper connector
04h	BNC/TNC
05h	Fibre Channel coaxial headers
06h	FiberJack
07h	LC
08h	MT-RJ
09h	MU
0Ah	SG
0Bh	Optical pigtail
0Ch	MPO
OD-1Fh	Reserved
20h	HSSDC II
21h	Copper Pigtail
22h	RJ45
23h-7Fh	Reserved
80-FFh	Vendor specific

6.6.2.4 Transceiver (Address 131-138)

The following bit significant indicators define the electronic or optical interfaces that are supported by the QSFP transceiver. At least one bit shall be set in this field. For Fibre Channel QSFPs, the Fibre Channel speed, transmission media, transmitter technology, and distance capability shall all be indicated.

Table 33 — Transceiver Values

Address	Bit	Description of Transceiver Data
10 Gigabit Ethernet Compliance Codes		
131	7	Reserved
131	6	10GBase-LRM
131	5	10GBase-LR
131	4	10GBASE-SR
131	3-0	Reserved
SONET Compliance Codes		
132	7-4	Reserved
132	3	Reserved
132	2	OC 48, long reach
132	1	OC 48, intermediate reach
132	0	OC 48, short reach
133	7	Reserved
133	6	OC 12, single mode long reach
133	5	OC 12, single mode inter. reach
133	4	OC 12, single mode short reach
133	3	Reserved
133	2	OC 3, single mode long reach
133	1	OC 3, single mode inter. Reach
133	0	OC3, single mode short reach
Gigabit Ethernet Compliance Codes		
134	7-4	Reserved
134	3	1000BASE-T
134	2	1000BASE-CX
134	1	1000BASE-LX
134	0	1000BASE-SX
Fibre Channel link length		
135	7	very long distance (V)
135	6	short distance (S)
135	5	Intermediate distance (I)
135	4	Long distance (L)
135	3	Medium (M)
Fibre Channel transmitter technology		
135	2	Reserved
135	1	Longwave laser (LC)
135	0	Electrical inter-enclosure (EL)
136	7	Electrical intra-enclosure
136	6	Shortwave laser w/o OFC (SN)
136	5	Shortwave laser w/ OFC (SL)
136	4	Longwave laser (LL)
136	0-3	Reserved
Fiber Channel transmission media		
137	7	Twin Axial Pair (TW)
137	6	Shielded Twisted Pair (TP)
137	5	Miniature Coax (MI)
137	4	Video Coax (TV)
137	3	Multi-mode, 62.5m (M6)
137	2	Multi-mode, 50m (M5)
137	1	Multi-mode, 50um (OM3)
137	0	Single Mode (SM)
Fibre Channel Speed		
138	7	1200 MBytes/Sec
138	6	800 MBytes/Sec
138	5	Reserved
138	4	400 MBytes/Sec
138	3	Reserved
138	2	200 MBytes/Sec
138	1	Reserved
138	0	100 MBytes/Sec

6.6.2.5 Encoding (Address 139)

The encoding value indicates the serial encoding mechanism that is the nominal design target of the particular QSFP transceiver. The value shall be contained in the serial data. The defined encoding values are shown in Table 34.

Table 34 — Encoding Values

Code	Description of encoding mechanism
00h	Unspecified
01h	8B10B
02h	4B5B
03h	NRZ
04h	SONET Scrambled
05h	64B66B
06h	Manchester
07h - FFh	Reserved

6.6.2.6 BR, nominal (Address 140)

The nominal bit rate (BR, nominal) is specified in units of 100 Megabits per second, rounded off to the nearest 100 Megabits per second. The bit rate includes those bits necessary to encode and delimit the signal as well as those bits carrying data information. A value of 0 indicates that the bit rate is not specified and must be determined from the transceiver technology. The actual information transfer rate will depend on the encoding of the data, as defined by the encoding value.

6.6.2.7 Extended RateSelect Compliance (Address 141)

The Extended RateSelect Compliance field is used to allow a single QSFP transceiver the flexibility to comply with single or multiple Extended RateSelect definitions. A definition is indicated by presence of a “1” in the specified bit tag position. If exclusive, non-overlapping bit tag definitions are used, Page 00h, byte 141 will allow compliance to 8 (1-8) distinct multi-rate definitions.

Table 35 — Extended RateSelect Compliance Tag Assignment

Address	Bits	Description
141	7-1	Reserved
141	0	QSFP Rate Select Version 1. This functionality is different from SFF-8472 and SFF-8431.

Further details of the use of this field can be found in Clause 6.6.1.7.

6.6.2.8 Length (Standard SM Fiber)-km (Address 142)

Addition to EEPROM data from original GBIC definition. This value specifies the link length that is supported by the QSFP transceiver while operating in compliance with the applicable standards using single mode fiber. Supported link length is as specified in the SFF 8074i standard. The value is in units of kilometers. A value of zero means that the transceiver does not support single mode fiber or that the length information must be determined from the transceiver technology.

6.6.2.9 Length (OM3) (Address 143)

This value specifies the link length that is supported by the QSFP transceiver while operating in compliance with the applicable standards using 2000 MHZ*km (850 nm) extended bandwidth 50 micron core multimode fiber. The value is in units of 2 meters. A value of zero means that the transceiver does not support OM3 fiber or that the length information must be determined from the transceiver technology.

6.6.2.10 Length (OM2) (Address 144)

This value specifies the link length that is supported by the QSFP transceiver while operating in compliance with the applicable standards using 500 MHz*Km (850 nm and 1310 nm) 50 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the transceiver does not support OM2 fiber or that the length information must be determined from the transceiver technology.

6.6.2.11 Length (OM1) (Address 145)

This value specifies the link length that is supported by the QSFP transceiver while operating in compliance with the applicable standards using 200 MHz*Km (850 nm) and 500 MHz*Km (1310 nm) 62.5 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the transceiver does not support OM1 fiber or that the length information must be determined from the transceiver technology.

6.6.2.12 Length (Copper) (Address 146)

This value specifies the minimum link length that is supported by the QSFP transceiver while operating in compliance with the applicable standards using copper cable. The value is in units of 1 meter. Supported link length is as specified in the SFF 8074i standard. A value of zero means that the transceiver does not support Copper or that the length information must be determined from the transceiver technology. Further information about the cable design, equalization, and connectors is usually required to guarantee meeting a particular length requirement.

6.6.2.13 Device Tech (Address 147)

The technology used in the device is described in Table 36 and Table 37. The top 4 bits of the Device Tech byte describe the device technology used. The lower four bits (bits 7-4) of the Device Tech byte are used to describe the transmitter technology.

Table 36 — Description of Device Technology

Bits	Description of physical device
7-4	Transmitter technology
3	0: No wavelength control 1: Active wavelength control
2	0: Uncooled transmitter device 1: Cooled transmitter
1	0: PIN detector 1: APD detector
0	0: Transmitter not tuneable 1: Transmitter tuneable

Table 37 — Transmitter Technology

Value	Description of physical device
0000b	850 nm VCSEL
0001b	1310 nm VCSEL
0010b	1550 nm VCSEL
0011b	1310 nm FP
0100b	1310 nm DFB
0101b	1550 nm DFB
0110b	1310 nm EML
0111b	1550 nm EML
1000b	Copper or others
1111b-1001b	Reserved

6.6.2.14 Vendor Name (Address 148-163)

The vendor name is a 16 character field that contains ASCII characters, left-aligned and padded on the right with ASCII spaces (20h). The vendor name shall be the full name of the corporation, a commonly accepted abbreviation of the name of the corporation, the SCSI company code for the corporation, or the stock exchange code for the corporation. At least one of the vendor name or the vendor OUI fields shall contain valid serial data.

6.6.2.15 Extended Transceiver Codes (Address 164)

The Extended Transceiver Codes define the electronic or optical interfaces for InfiniBand that are supported by the QSFP transceiver as shown in Table 38.

Table 38 — Extended Transceiver Code Values

Address	Bit	Description of Transceiver Data
InfiniBand Compliance Codes		
164	7-6	Reserved
164	5	IB 4X 850 nm
164	4	IB 4X Copper Active
164	3	IB 4X Copper Passive
164	2	QDR Speed (10 Gb/s)
164	1	DDR Speed (5.0 Gb/s)
164	0	SDR Speed (2.5 Gbps)

6.6.2.16 Vendor OUI (Address 165-167)

The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte field indicates that the Vendor OUI is unspecified.

6.6.2.17 Vendor PN (Address 168-183)

The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor part number or product name. A value of all zero in the 16-byte field indicates that the vendor PN is unspecified.

6.6.2.18 Vendor Rev (Address 184-185)

The vendor revision number (vendor rev) is a 2-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's product revision number. A value of all zero in the field indicates that the vendor Rev is unspecified.

6.6.2.19 Wavelength (Address 186-187)

Nominal transmitter output wavelength at room temperature. 16 bit value with byte 186 as high order byte and byte 187 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 20 in nm (units of 0.05nm). This resolution should be adequate to cover all relevant wavelengths yet provide enough resolution for all expected DWDM applications. For accurate representation of controlled wavelength applications, this value should represent the center of the guaranteed wavelength range.

6.6.2.20 Wavelength Tolerance (Address 188-189)

The guaranteed +/- range of transmitter output wavelength under all normal operating conditions. 16 bit value with byte 188 as high order byte and byte 189 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 200 in nm (units of 0.005nm). Thus, the following two examples:

Example 1:

10GBASE-LR Wavelength Range = 1260 to 1355 nm
Nominal Wavelength in bytes 186 - 187 = 1307.5 nm.

Represented as $\text{INT}(1307.5 \text{ nm} * 20) = 26150 = 6626\text{h}$
Wavelength Tolerance in bytes $188 - 189 = 47.5\text{nm}$.
Represented as $\text{INT}(47.5 \text{ nm} * 200) = 9500 = 251\text{Ch}$

Example 2:

ITU-T Grid Wavelength = 1534.25 nm (195.4 THz) with 0.236 nm (30 GHz) Tolerance
Nominal Wavelength in bytes $186 - 187 = 1534.25 \text{ nm}$.
Represented as $\text{INT}(1534.25\text{nm} * 20) = 30685 = 77\text{DDh}$
Wavelength Tolerance in bytes $188 - 189 = 0.236 \text{ nm}$.
Represented as $\text{INT}(0.236 \text{ nm} * 200) = 47 = 002\text{Fh}$

6.6.2.21 Max Case Temp (Address 190)

Allows specification of a maximum case temperature other than the QSFP standard of 70°C . Maximum case temperature is an 8-bit value in Degrees C.

6.6.2.22 CC_BASE (Address 191)

The check code is a one byte code that can be used to verify that the first 64 bytes of serial information in the QSFP transceiver is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 128 to byte 190, inclusive.

6.6.2.23 Options (Address 192-195)

The bits in the option field shall specify the options implemented in the QSFP transceiver as described in Table 39.

Table 39 — Option Values

Address	bit	Description of option
192-193	7-0	Reserved
194	7-4	Reserved
194	3	Rx_Squelch Disable implemented, coded 1 if implemented, else 0
194	2	Rx_Output Disable capable: coded 1 if implemented, else 0.
194	1	Tx Squelch Disable implemented: coded 1 if implemented, else 0
194	0	Tx Squelch implemented: coded 1 if implemented, else 0
195	7	Memory page 02 provided: coded 1 if implemented, else 0.
195	6	Memory page 01 provided: coded 1 if implemented, else 0.
195	5	RATE_SELECT is implemented. If the bit is set to 1 then active control of the rate select bits in the upper memory table is required to change rates. If the bit is set to 0, no control of the rate select bits in the upper memory table is required. In all cases, compliance with multiple rate standards should be determined by Transceiver Codes in Bytes 132, 133, 134 and 135 of Page 00h.
195	4	TX_DISABLE is implemented and disables the serial output.
195	3	TX_FAULT signal implemented, coded 1 if implemented, else 0
195	2	Tx Squelch implemented to reduce OMA coded 0, implemented to reduce Pave coded 1.
195	1	Loss of Signal implemented, coded 1 if implemented, else 0
195	0	Reserved

6.6.2.24 Vendor SN (Address 196-211)

The vendor serial number (vendor SN) is a 16-character field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's serial number for the QSFP transceiver. A value of all zero in the 16-byte field indicates that the vendor SN is unspecified.

6.6.2.25 Date Code (Address 212-219)

The date code is an 8-byte field that contains the vendor's date code in ASCII characters. The date code is mandatory. The date code shall be in the format specified by Table 40.

Table 40 — Date Codes

Address	Description of field
212-213	ASCII code, two low order digits of year. (00 = 2000).
214-215	ASCII code, digits of month (01 = Jan through 12 = Dec)
216-217	ASCII code, day of month (01 - 31)
218-219	ASCII code, vendor specific lot code, may be blank

6.6.2.26 Diagnostic Monitoring Type (Address 220)

“Diagnostic Monitoring Type” is a 1-byte field with 8 single bit indicators describing how diagnostic monitoring is implemented in the particular QSFP transceiver. Bit indicators are shown in Table 41.

Digital Diagnostic Monitors monitor received power, bias current, supply voltage and temperature. Additionally, alarm and warning thresholds must be written as specified in this document. Auxiliary monitoring fields are optional extensions to Digital Diagnostics.

All digital monitoring values must be internally calibrated and reported in the units defined in this document.

Bit 3 indicates whether the received power measurement represents average input optical power or OMA. If the bit is set, average power is monitored. If not, OMA is monitored.

Table 41 — Diagnostic Monitoring Type

Address	Bits	Description
220	7-5	Reserved
220	4	Module Respond to FEC BER, 0 = No BER Support, 1=BER Support
220	3	Received power measurement type, 0 = OMA, 1 = Average Power
220	2	Reserved
220	1-0	Reserved

6.6.2.27 Enhanced Options (Address 221)

The format of the Enhanced Options byte are shown in Table 42. The use of the Enhanced Options field is defined in Clause 6.6.1.7. The state where the Rate Select declaration bits both have a value of 1 is reserved and should not be used.

Table 42 — Enhanced Options (byte 221)

Address	Bit	Description
221	7-4	Reserved
221	3	Rate Selection Declaration: When this declaration bit is 0, the module does not support rate selection. When this declaration bit is 1, rate selection is implemented using Extended Rate Selection. See 6.6.1.7.2.
221	2	Application Select Table Declaration. When this declaration bit is 1, the module supports rate selection using application select table mechanism. When this declaration bit is 0, the module does not support application select and page 01 does not exist.
221	1-0	reserved

6.6.2.28 CC_EXT (Address 223)

The check code is a one-byte code that can be used to verify that the first 32 bytes of extended serial information in the QSFP transceiver is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 192 to byte 222, inclusive.

6.6.2.29 Vendor Specific (Address 224-255)

This area may contain vendor specific information, which can be read from the QSFP Transceiver. The data is read only. Bytes 224-255 of Page 00h may be used for Vendor Specific ID functions.

6.6.3 Upper Memory Map Page 01h

The format of Page 01h is defined in Table 43.

Table 43 — Application Select Table (Page 01)

Byte	Bit range	Name of Field	Description
128	7-0	CC_APPS	Check code for the AST; the check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 129 to byte 255, inclusive.
129	7,6	Reserved	
129	5-0	AST Table Length, TL	A 6-bit binary number, TL, specifies how many application table entries are defined in bytes 130-255 addresses. TL is valid between 0 (1 entry) and 62 (for a total of 63 entries).
130, 131	7-0, 7-0	Application code 0	Definition of first application supported
...		Other table entries	
130+2*TL, 131+2*TL	7-0, 7-0	Application code TL	Definition of last application supported

Table 44 — Application Code Structure

Low order Byte								High order Byte							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
reserved				category				variant							

6.6.4 User Writable and Vendor Specific Memory

Page 02 is optionally provided as user writable EEPROM. The host system may read or write this memory for any purpose. If bit 4 of Page 00 byte 129 is set, however, the first 10 bytes of Table 02h, bytes 128-137 will be used to store the CLEI code for the module.

6.6.5 Upper Memory Page 03h

The upper memory map page 03h contains module thresholds, channel thresholds and masks, and optional channel controls. These are shown in Table 45 and described in detail in Clause 6.6.1, Clause 6.6.1.6 and Clause 6.6.1.4.

Table 45 — Upper Memory Map Page 03h

Byte Address	Description	Type
128-175	Module Thresholds (48 Bytes)	Read-Only
176-223	Channel Thresholds (48 Bytes)	Read-Only
224-225	Reserved (2 Bytes)	Read-Only
226-239	Vendor Specific Channel Controls (14 Bytes)	Read/Write
240-241	Optional Channel Controls (2 Bytes)	Read/Write
242-253	Channel Monitor Masks (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

6.6.5.1 Module and Channel Thresholds

Each monitor value has a corresponding high alarm, low alarm, high warning and low warning threshold. These factory-preset values allow the user to determine when a particular value is outside of “normal” limits as determined by the transceiver manufacturer. It is assumed that these values will vary with different technologies and different implementations. These values are stored in read-only memory in bytes 128-223 of the upper memory page 03h as shown in Table 46.

The values reported in the Alarm and Warning Thresholds area may be typical values at some chosen nominal operating conditions and may be temperature compensated or otherwise adjusted when setting warning and/or alarm flags. Any threshold compensation or adjustment is vendor specific and optional. Refer to the vendor’s data sheet for use of alarm and warning thresholds.

Table 46 — Module and Channel Thresholds

Address	# Bytes	Name	Description
128-129	2	Temp High Alarm	MSB at low address
130-131	2	Temp Low Alarm	MSB at low address
132-133	2	Temp High Warning	MSB at low address
134-135	2	Temp Low Warning	MSB at low address
136-143	8	Reserved	
144-145	2	Vcc High Alarm	MSB at low address
146-147	2	Vcc Low Alarm	MSB at low address
148-149	2	Vcc High Warning	MSB at low address
150-151	2	Vcc Low Warning	MSB at low address
152-175	14	Reserved	
176-177	2	RX Power High Alarm	MSB at low address
178-179	2	RX Power Low Alarm	MSB at low address
180-181	2	RX Power High Warning	MSB at low address
182-183	2	RX Power Low Warning	MSB at low address
184-185	2	TX Bias High Alarm	MSB at low address
186-187	2	TX Bias Low Alarm	MSB at low address
188-189	2	TX Bias High Warning	MSB at low address
190-191	2	TX Bias Low Warning	MSB at low address
192-199	8	Reserved	Reserved thresholds for channel parameter set 3
200-207	8	Reserved	Reserved thresholds for channel parameter set 4
208-215	8	Reserved	Reserved thresholds for channel parameter set 5
216-223	8	Reserved	Reserved thresholds for channel parameter set 6

6.6.5.2 Optional Channel Controls

Upper Memory Page Control Bits are defined in Table 47.

Table 47 — Optional Channel Controls

Byte	Bit	Name	Description
240	7	Rx4_SQ_Disable	Rx Squelch Disable, channel 4 (optional)
	6	Rx3_SQ_Disable	Rx Squelch Disable, channel 3 (optional)
	5	Rx2_SQ_Disable	Rx Squelch Disable, channel 2 (optional)
	4	Rx1_SQ_Disable	Rx Squelch Disable, channel 1 (optional)
	3	Tx4_SQ_Disable	Tx Squelch Disable, channel 4 (optional)
	2	Tx3_SQ_Disable	Tx Squelch Disable, channel 3 (optional)
	1	Tx2_SQ_Disable	Tx Squelch Disable, channel 2 (optional)
	0	Tx1_SQ_Disable	Tx Squelch Disable, channel 1 (optional)
241	7	Rx4_Output_Disable	Rx Output Disable, channel 4 (optional)
	6	Rx3_Output_Disable	Rx Output Disable, channel 3 (optional)
	5	Rx2_Output_Disable	Rx Output Disable, channel 2 (optional)
	4	Rx1_Output_Disable	Rx Output Disable, channel 1 (optional)
	3	Reserved	
	2	Reserved	
	1	Reserved	
	0	Reserved	

Squelch and output control functionality is optional; if implemented, squelch and output disable is controlled for each channel using bytes 240 and 241 of page 03h. Squelch is normally operational as described in Clause 3.1.3, High Speed Electrical Specification. Writing a “1” in the Squelch Disable register (byte 240, page 03h) disables the squelch for the associated channel. Writing a “1” in the Output Disable register (byte 241, page 03h) squelches the output of the associated channel. When a “1” is written in both registers for a channel, the associated output is disabled. The registers read all “0”s upon power-up.

6.6.5.3 Channel Monitor Masks

The Masking Bits for the Channel Monitor Functions are defined in Table 48.

Table 48 — Channel Monitor Masks

Byte	Bit	Name	Description
242	7	M-Rx1 Power High Alarm	Masking bit for high RX Power alarm, channel 1
	6	M-Rx1 Power Low Alarm	Masking bit for low RX Power alarm, channel 1
	5	M-Rx1 Power High Warning	Masking bit for high RX Power warning, channel 1
	4	M-Rx1 Power Low Warning	Masking bit for low RX Power warning, channel 1
	3	M-Rx2 Power High Alarm	Masking bit for high RX Power alarm, channel 2
	2	M-Rx2 Power Low Alarm	Masking bit for low RX Power alarm, channel 2
	1	M-Rx2 Power High Warning	Masking bit for high RX Power warning, channel 2
	0	M-Rx2 Power Low Warning	Masking bit for low RX Power warning, channel 2
243	7	M-Rx3 Power High Alarm	Masking bit for high RX Power alarm, channel 3
	6	M-Rx3 Power Low Alarm	Masking bit for low RX Power alarm, channel 3
	5	M-Rx3 Power High Warning	Masking bit for high RX Power warning, channel 3
	4	M-Rx3 Power Low Warning	Masking bit for low RX Power warning, channel 3
	3	M-Rx4 Power High Alarm	Masking bit for high RX Power alarm, channel 4
	2	M-Rx4 Power Low Alarm	Masking bit for low RX Power alarm, channel 4
	1	M-Rx4 Power High Warning	Masking bit for high RX Power warning, channel 4
	0	M-Rx4 Power Low Warning	Masking bit for low RX Power warning, channel 4
244	7	M-Tx1 Bias High Alarm	Masking bit for high TX Bias alarm, channel 1
	6	M-Tx1 Bias Low Alarm	Masking bit for low TX Bias alarm, channel 1
	5	M-Tx1 Bias High Warning	Masking bit for high TX Bias warning, channel 1
	4	M-Tx1 Bias Low Warning	Masking bit for low TX Bias warning, channel 1
	3	M-Tx2 Bias High Alarm	Masking bit for high TX Bias alarm, channel 2
	2	M-Tx2 Bias Low Alarm	Masking bit for low TX Bias alarm, channel 2
	1	M-Tx2 Bias High Warning	Masking bit for high TX Bias warning, channel 2
	0	M-Tx2 Bias Low Warning	Masking bit for low TX Bias warning, channel 2
245	7	M-Tx3 Bias High Alarm	Masking bit for high TX Bias alarm, channel 3
	6	M-Tx3 Bias Low Alarm	Masking bit for low TX Bias alarm, channel 3
	5	M-Tx3 Bias High Warning	Masking bit for high TX Bias warning, channel 3
	4	M-Tx3 Bias Low Warning	Masking bit for low TX Bias warning, channel 3
	3	M-Tx4 Bias High Alarm	Masking bit for high TX Bias alarm, channel 4
	2	M-Tx4 Bias Low Alarm	Masking bit for low TX Bias alarm, channel 4
	1	M-Tx4 Bias High Warning	Masking bit for high TX Bias warning, channel 4
	0	M-Tx4 Bias Low Warning	Masking bit for low TX Bias warning, channel 4
246-247	All	Reserved	Reserved channel monitor masks, set 3
248-249	All	Reserved	Reserved channel monitor masks, set 4
250-251	All	Reserved	Reserved channel monitor masks, set 5
252-253	All	Reserved	Reserved channel monitor masks, set 6