TFG: GUÍA PRÁCTICA PARA EL DISEÑO DE SoCs

COMPONENTES:
- XC7ZU2CG
- MT40A512M16
- TPS563201
- USB3320
- SiT8103AC-23-18E-33.33333
- MAX16025
- MT25QU512ABB
- IP4856CX25

Sheet: alimentaciones
File: alimentaciones.sch

Sheet: GND
File: GND.sch

Sheet: DDr
File: DDR.sch

Sheet: PINOUT
File: PINOUT.sch

Sheet: MIO & REFERENCIA
File: MIO_REFERENCIA.sch

https://github.com/DRubioG/Guia-practica-para-el-dise-o-de-SoCs/tree/main/esquematico_Zynq-UltraScale/esquematico_Zynq-UltraScale

UAH

Sheet: /
File: esquematico_Zynq-UltraScale.sch

Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 1/6

TPS563201

Vout=0,768 x (1 + R1/R2)



VOLTAGE INPUT



led ON



XCZU2CG



UAH

Sheet: /alimentaciones/
File: alimentaciones.sch

Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 2/6



UAH

Sheet: /GND/
File: GND.sch

Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 3/6

MT40A512M16













XCZU2CG



UAH

Sheet: /DDr/
File: DDR.sch

Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 4/6

XCZU2CG

U5C
XCZU2CG

IO_T3U_N12_66 A2
IO_L12N_T1U_N11_GC_66 A3
IO_L12P_T1U_N10_GC_66 A4
IO_L11N_T1U_N9_GC_66 B1
IO_L11P_T1U_N8_GC_66 B2
IO_T0U_N12_VRP_66 B4

U5B
XCZU2CG

IO_L12N_AD0N_26 A6 LED_0
IO_L12P_AD0P_26 B7 LED_1
IO_L11N_AD1N_26 B5 LED_2
IO_L11P_AD1P_26 B6 LED_3
IO_L10N_AD2N_26 A7 LED_4
IO_L10P_AD2P_26 A8 LED_5
IO_L9N_AD3N_26 A9 LED_6
IO_L9P_AD3P_26 B9 LED_7
IO_L8N_HDGC_AD4N_26 C7
IO_L8P_HDGC_AD4P_26 C8
IO_L7N_HDGC_AD5N_26 C5
IO_L7P_HDGC_AD5P_26 D5
IO_L6N_HDGC_AD6N_26 D8
IO_L6P_HDGC_AD6P_26 E8
IO_L5N_HDGC_AD7N_26 D6
IO_L5P_HDGC_AD7P_26 D7
IO_L4N_AD8N_26 F7 BT_0
IO_L4P_AD8P_26 F8 BT_1
IO_L3N_AD9N_26 E5 BT_2
IO_L3P_AD9P_26 E6 SW_0
IO_L2N_AD10N_26 F6 SW_1
IO_L2P_AD10P_26 G7 SW_2
IO_L1N_AD11N_26 G5 SW_3
IO_L1P_AD11P_26 G6 SW_4

U5D
XCZU2CG

IO_L24N_T3U_N11_PERSTN0_65 C2
IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65 D2
IO_L23N_T3U_N9_65 F2
IO_L23P_T3U_N8_I2C_SCLK_65 F3
IO_L22N_T3U_N7_DBC_AD0N_65 C3
IO_L22P_T3U_N6_DBC_AD0P_65 D3
IO_L21N_T3L_N5_AD8N_65 D1
IO_L21P_T3L_N4_AD8P_65 E1
IO_L20N_T3L_N3_AD1N_65 E3
IO_L20P_T3L_N2_AD1P_65 E4
IO_L19N_T3L_N1_DBC_AD9N_65 F1
IO_L19P_T3L_N0_DBC_AD9P_65 G1
IO_T3U_N12_65 F4
IO_T2U_N12_65 H3
IO_L18N_T2U_N11_AD2N_65 G4
IO_L18P_T2U_N10_AD2P_65 H4
IO_L17N_T2U_N9_AD10N_65 G2
IO_L17P_T2U_N8_AD10P_65 H2
IO_L16N_T2U_N7_QBC_AD3N_65 H5
IO_L16P_T2U_N6_QBC_AD3P_65 J5
IO_L15N_T2L_N5_AD11N_65 J1
IO_L15P_T2L_N4_AD11P_65 K1
IO_L14N_T2L_N3_GC_65 K3
IO_L14P_T2L_N2_GC_65 K4
IO_L13N_T2L_N1_GC_QBC_65 J2
IO_L13P_T2L_N0_GC_QBC_65 J3
IO_L12N_T1U_N11_GC_65 L3
IO_L12P_T1U_N10_GC_65 L4
IO_L11N_T1U_N9_GC_65 L1
IO_L11P_T1U_N8_GC_65 L2
IO_L10N_T1U_N7_QBC_AD4N_65 M4
IO_L10P_T1U_N6_QBC_AD4P_65 M5
IO_L9N_T1L_N5_AD12N_65 M1
IO_L9P_T1L_N4_AD12P_65 M2
IO_L8N_T1L_N3_AD5N_65 N4
IO_L8P_T1L_N2_AD5P_65 N5
IO_L7N_T1L_N1_QBC_AD13N_65 P1
IO_L7P_T1L_N0_QBC_AD13P_65 N2
IO_T1U_N12_65 N3
IO_T0U_N12_VRP_65 P2
IO_L6N_T0U_N11_AD6N_65 R5
IO_L6P_T0U_N10_AD6P_65 P5
IO_L5N_T0U_N9_AD14N_65 T1
IO_L5P_T0U_N8_AD14P_65 R1
IO_L4N_T0U_N7_DBC_AD7N_65 T4
IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65 R4
IO_L3N_T0L_N5_AD15N_65 U1
IO_L3P_T0L_N4_AD15P_65 U2
IO_L2N_T0L_N3_65 R3
IO_L2P_T0L_N2_65 P3
IO_L1N_T0L_N1_DBC_65 T2
IO_L1P_T0L_N0_DBC_65 T3

LEDS



BUTTON



SWITCHES



UAH
Sheet: /PINOUT/
File: PINOUT.sch
Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+
Size: A4 | Date: | Rev:
KiCad E.D.A. kicad (5.1.9)-1 | Id: 5/6

USB TIPO C



SPI FLASH



JTAG



DELAY RST



SD



OSCILLATOR 33MHz



XCZU2CG









UAH

Sheet: /MIO & REFERENCIA/
File: MIO_REFERENCIA.sch

Title: TFG: Guía práctica para el diseño de SoCs: Zynq UltraScale+

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 6/6