## What is DEVRST\_N and how does it work on Microchip FPGAs?

Created by: David Rubio G.

Blog post: <a href="https://soceame.wordpress.com/2025/03/11/what-is-devrst\_n-and-how-does-it-work-on-microchip-fpgas/">https://soceame.wordpress.com/2025/03/11/what-is-devrst\_n-and-how-does-it-work-on-microchip-fpgas/</a>


Blog: <u>https://soceame.wordpress.com/</u>

GitHub: <a href="https://github.com/DRubioG">https://github.com/DRubioG</a>

Last modification date: 11/03/25


A very common question about Microchip FPGAs/SoCs is what is the DEVRST\_N pin used for?

The DEVRST\_N pin is a pin that Microchip includes in its FPGAs, but this pin could be similar to those that other FPGA manufacturers have to erase the bitstream of their FPGAs, but it is not.




The function of this pin is to cut off the enabling of the FPGA logic, because since this type of FPGA is Flash type, the bitstream is not erased.

The manufacturer publishes the state machine that manages the DEVRST\_N when activated. So, it can be seen that in no case does it reset or reload the FPGA bitstream, the only thing it does is enable the internal logic of the FPGA.



If you look at the timing curves published by the manufacturer, you can see that the DEVRST\_N is activated before the logic, but after the power supplies come into use.



## How to Use

The DEVRST\_N pin is not selectable for use in firmware, so the only way to do so is through the *SYSRESET* block. This block is linked to the logic only for booting an MSS core in a SmartFusion2.

