How to connect an IP block in Libero

Created by: David Rubio G.

Blog post: https://soceame.wordpress.com/2025/03/11/how-to-connect-an-ip-block-in-libero/

Blog: https://soceame.wordpress.com/

GitHub: https://github.com/DRubioG

Last modification date: 11/03/25


In this post I will explain how to connect an IP block in Libero (within the limits allowed by Microchip tools).

To connect an IP block the first thing you have to know is the type of interface to use. In a previous post I already explained how to create an interface.


https://soceame.wordpress.com/2025/03/11/how-to-create-a-bif-interface-in-libero/

In our case we will use an IP block called CorePWM included in Libero.

CorePWM I/O Signal Diagram




This block has an APB type interface so to be able to connect it to a SmartFusion2 or a PolarFire SoC a **CoreAPB3** type interface is needed. This interface allows communication through memory addresses with the IP block.




So, if we look at the memory address of the IP block, we see that it has the memory address 0x40000000.

https://soceame.wordpress.com/2025/03/11/how-to-access-ip-block-memory-addresses-in-libero/




The IP block also requires a clock to run, which can be the one from the MSS or another one. And a reset, which can be the one generated by the MSS.

The structure of the project would be something like this.



So now all we have to do is connect the CoreAPB to the MSS APB FIC interface.




Now with the SoC memory address, all we need to do is go to the SoftConsole to implement the IP block configuration.

To do this, we use the internal memory table provided by Microchip.

Paddr[7:0]	Description	Type	Default
0x00	PWM MODE: The system clock cycle is multiplied with the PRESCALE value resulting in the minimum PERIOD count timebase. DAC MODE: The Prescale and Period Registers could be used in conjunction with the shadow register to synchronize DAC LEVELOUT.	R/W	80X0
0x04	PWM MODE: The PRESCALE value is multiplied with the PERIOD value yielding the PWM waveform cycle.	R/W	0x08
0x08	Bitwise channel enables for PWM/DAC channels 1 through 8.	R/W	0x00
0x0C	Bitwise channel enables for PWM/DAC channels 9 through 16.	R/W	0x00
0xE4	SYNC_UPDATE: When this bit is set to "1" and SHADOW_REG_EN is selected, all POSEDGE and NEGEDGE registers are updated synchronously. Synchronous updates to the PWM waveform occur only when SHADOW_REG_EN is asserted and SYNC_UPDATE is set to "1". When this bit is set to "0", all the POSEDGE and NEGEDGE registers are updated asynchronously.	R/W	0x00
0x10	with respect to the PERIOD resolution. When APB		0x00
0x14	with respect to the PERIOD resolution. DAC MODE: Sets the desired output level, from 0-	R/W	0x00
	0x00 0x04 0x08 0x0C 0xE4	Ox00 PWM MODE: The system clock cycle is multiplied with the PRESCALE value resulting in the minimum PERIOD count timebase. DAC MODE: The Prescale and Period Registers could be used in conjunction with the shadow register to synchronize DAC LEVELOUT. Ox04 PWM MODE: The PRESCALE value is multiplied with the PERIOD value yielding the PWM waveform cycle. Ox08 Bitwise channel enables for PWM/DAC channels 1 through 8. Ox0C Bitwise channel enables for PWM/DAC channels 9 through 16. OxE4 SYNC_UPDATE: When this bit is set to "1" and SHADOW_REG_EN is selected, all POSEDGE and NEGEDGE registers are updated synchronously. Synchronous updates to the PWM waveform occur only when SHADOW_REG_EN is asserted and SYNC_UPDATE is set to "0", all the POSEDGE and NEGEDGE registers are updated asynchronously. Ox10 PWM MODE: Sets the positive edge of the output with respect to the PERIOD resolution. When APB writes to this register, all the channels are updated. Ox14 PWM MODE: Sets the negative edge of the output with respect to the PERIOD resolution.	Ox00 PWM MODE: The system clock cycle is multiplied with the PRESCALE value resulting in the minimum PERIOD count timebase. DAC MODE: The Prescale and Period Registers could be used in conjunction with the shadow register to synchronize DAC LEVELOUT. Ox04 PWM MODE: The PRESCALE value is multiplied with the PERIOD value yielding the PWM waveform cycle. Ox08 Bitwise channel enables for PWM/DAC channels 1 R/W through 8. Ox0C Bitwise channel enables for PWM/DAC channels 9 R/W through 16. OxE4 SYNC_UPDATE: When this bit is set to "1" and SHADOW_REG_EN is selected, all POSEDGE and NEGEDGE registers are updated synchronously. Synchronous updates to the PWM waveform occur only when SHADOW_REG_EN is asserted and SYNC_UPDATE is set to "1". When this bit is set to "0", all the POSEDGE and NEGEDGE registers are updated asynchronously. Ox10 PWM MODE: Sets the positive edge of the output with respect to the PERIOD resolution. When APB writes to this register, all the channels are updated. Ox14 PWM MODE: Sets the negative edge of the output with respect to the PERIOD resolution. DAC MODE: Sets the desired output level, from 0-

It also provides a mini example that will be used for the SoC.



With this example, we develop the application that makes the PWM work.

```
uint8_t *value = (uint8_t *)0x40000000;
*(value+0x00) = 0x1;
*(value+0x04) = 0x0D;
*(value+0x10) = 0x02;
*(value+0x14) = 0x08;
*(value+0x07) = 0x1F;
```

NOTE: Because Libero SoCs are poorly documented and the examples they provide are too complex, the previous project does not work because the processor crashes. Even so, the workflow is well defined to configure Microchip SoCs.