## Macros básicas en Vivado

Creador: David Rubio G.

Entrada: https://soceame.wordpress.com/2024/12/01/macros-basicas-en-vivado/

Blog: https://soceame.wordpress.com/

GitHub: https://github.com/DRubioG


Fecha última modificación: 23/02/2025

En estas entradas anteriores se describieron parte de las macros que tiene Vivado.


https://soceame.wordpress.com/2024/11/30/como-generar-puertos-diferenciales-en-vivado/ https://soceame.wordpress.com/2024/05/26/como-anadir-la-biblioteca-de-componentes-oculta-de-vivado/

Ahora comentará otras macros interesantes que tiene Vivado para el desarrollo de cualquier aplicación para FPGAs de Xilinx.


• **BUFG**: buffer de reloj simple




• **BUFGCE**: buffer de reloj simple con enable



• **BUFGMUX**: buffer para multiplexar relojes




• **BUFIO**: buffer para señales de entrada/salida




Attips: Ilsoceanne month per service de la company de la c **DSP48E1**: DSP interno de Xilinx para realizar operaciones como multiplicaciones.


Creado por David Rubio G.




• **FDCE**: biestable D con señal Clear




• FDPE: biestable D con señal Preset




Notable Second • FDRE: biestable D con señal de Reset síncrono




• FDSE: biestable D con señal Set síncrona




• FIFO18E1/FIFO36E1: FIFO de 18/36 Kb




• **IBUF**: buffer de entrada



• **IBUFDS**: buffer diferencial de entrada (revisar entrada anterior para más información)




• **IOBUF**: buffer bidireccional




• IOBUFDS: buffer bidireccional diferencial


## **IOBUFDS**




• **KEEPER**: resistencia en formato KEEPER



• MUXF7/MUXF8: multiplexor 2:1




**OBUF**: buffer de salida



**OBUFDS**: buffer de salida diferencial





• **PULLDOWN**: para poner resistencia en pull-down


## PULLDOWN




• **PULLUP**: para poner resistencia en pull-up



• **RAM128X1D**: RAM de 128Kb




• ROM128X1: ROM d 128Kb




X9731


• **XADC**: para llamar al XADC




BRAM\_SDP\_MACRO: BRAM single dual port



MACC\_MACRO: multiplicador/acumulador




• MULT\_MACRO: multiplicador




• XPM\_FIFO\_SYNC: FIFO síncrono


			1
	XPM_FIFO_SYNC		
	din[(WRITE_DATA_WIDTH - 1):0]		
	dout[(READ_DATA_WIDTH - 1):0]		<del></del>
	wr_data_count[(WR_DATA_COUNT_WIDTH - 1):0]		<del></del>
	rd_data_count[(RD_DATA_COUNT_WIDTH - 1):0]		<del></del>
	injectsbiterr	sbiterr	
	injectdbiterr	dbiterr	<u> </u>
	rst	rd_rst_busy	N
		wr_rst_busy	
	wr_clk	full	
	wr_en	empty	
	rd_en	overflow	
		underflow	
	sleep	prog_full	
		prog_empty	
		wr_ack	
		data_valid	
		almost_full	
		almost_empty	
			X17929-061419
XPM_FIFO_ASYNC: FIFO asíncrono			
xO			



• XPM\_CDC\_ASYNC\_RST: sincronizador de reset asíncrono




• XPM\_CDC\_SYNC\_RST: sincronizador de reset síncrono



X15901-031116

**XPM\_CDC\_PULSE**: sincronizador de pulsos



X15900-031116

## Bibliografía

• UG953 (https://docs.amd.com/r/en-US/ug953-vivado-7series-libraries)