

Basic project with Libero

Created by: David Rubio G.

Blog post: <https://soceame.wordpress.com/2025/03/09/basic-project-with-libero/>

Blog: <https://soceame.wordpress.com/>


GitHub: <https://github.com/DRubioG>

Last modification date: 09/03/25


In this post I will discuss how to create a basic project with Libero.

Creating a project

The first step to working with Libero is to open the tool.



Once opened, we tell it that we want to create a new project.



Then a tab for building the project opens. In the first part, it asks us what we want to call the project, where we are going to create it and the language we are going to use.

NOTE: it is worth remembering that the free Libero license does not allow the use of two languages in the same project.

New project

Project details
Specify project details

Project name:

Project location:

Description:

Preferred HDL type:

☐ Enable block creation

Block flow enables you to publish a reusable component that can be instantiated into another design. A block component may not contain I/O cells and cannot be programmed by itself. It could include timing constraints, physical constraints, placement or routing.

Libero
System-on-Chip

The next tab asks us for the device we are going to program.

New project

Device selection
Select a part for your project from the part number list

Selected part: MPFS095T-FCSG325E

Part filter

Family: Die: Package:

Speed: Range:

Search part:

Part Number	DFF	User I/Os	uSRAM	LSRAM	Math	H-Chip Globals	PLL
MPFS095T-1FCSG536E	93516	144	876	308	292	48	8
MPFS095T-1FCSG536I	93516	144	876	308	292	48	8
MPFS095T-1FCVG484E	93516	144	876	308	292	48	8
MPFS095T-1FCVG484I	93516	144	876	308	292	48	8
MPFS095T-1FCVG784E	93516	276	876	308	292	48	8
MPFS095T-1FCVG784I	93516	276	876	308	292	48	8
MPFS095T-FCSG325E	93516	80	876	308	292	48	8
MPFS095T-FCSG325I	93516	80	876	308	292	48	8

Libero
System-on-Chip

NOTE: if you haven't noticed, the Design Templates option has disappeared between the last two images. This is because you have selected to program a SoC that does not have a Cortex-M3 (the family that has the Cortex-M3 is the SmartFusion2). If you had chosen a SmartFusion2, this tab is the one that allows you to program the SoC (for the PolarFire SoC, it is done differently).

The next tab asks us for the core voltage and the default voltage of the pins. This influences when declaring the pins. It also asks us if we want to reserve pins for debugging. *I will explain the ways to debug with Libero in another post.*

NOTE: if you cannot change the voltage of the pins when declaring them, the problem is in the voltage defined by default. To access this option to change it once the project has been created, you have to go to the *Project* option, and inside look for *Project Settings*, and then *Device settings*.

New project

Device settings
Choose device settings for your project

Selected part: MPFS095T-1FCVG484E

Project Details

Device Selection

Device Settings

Add HDL Sources

Add Constraints

Libero
System-on-Chip

Core Voltage : 1.0

I/O settings

Default I/O technology: LVCMOS 1.8V Please use the I/O Editor to change individual I/O attributes.

☒ Reserve pins for probes

☐ System controller suspended mode

When this option is enabled, please ensure that the Initialization Monitor IP Core and Tamper IP Core are configured to "Latch System Controller outputs" and the internal 160MHz RCOSC is connected to the CLK_FROM_RCOSC_160MHZ input port.

If System controller suspended mode is enabled, the following operations will not be available:

- All System controller services that are requested after FPGA boot
- Tamper flags
- Device reset and device zeroization Tamper responses
- SPI-Master In-Application Programming (IAP)

For further information, refer to the System Services section in the PolarFire FPGA Security User Guide (UG0753).

Help < Back Next > Finish Cancel

If we had chosen to program a SoC from the PolarFire family, we have to go to the Project option, and inside look for Project Settings, and then Device settings. SmartFusion2, this tab would appear, where it allows us to choose to program the SmartFusion2 as FPGA (*None*) or as SoC, giving us two options, allowing us to preconfigure it or configure it later.

New project

Design Template
Choose a design template

Selected part: M2S025-VF2561

Project Details

Device Selection

Device Settings

Design Template

Add HDL Sources

Add Constraints

Libero
System-on-Chip

Design templates and creators

☒ None

☐ Create a system builder based design

☐ Create a microcontroller(MSS) based design

Core	Version
SmartFusion2 Microcontroller Subsystem (MSS)	1.1.500
SmartFusion2 Microcontroller Subsystem (MSS)	1.1.400

☐ Show only latest version


Design methodology

☐ Use standalone initialization for MDDR/FDDR/SERDES peripherals


☒ Instantiate SystemBuilder/MSS component in a SmartDesign on creation

Help < Back Next > Finish Cancel


The penultimate tab asks us if we want to add or link a folder with source code.




The last tab asks us if we want to add or link a file with restrictions.




Once the project is created, the first step is to create an HDL file, to do this we click on the Create HDL option.




The next thing it asks us is the name of the file to be created and the language used.




Once created, in the *Design Hierarchy* tab, the created file appears, but a message appears that says *Please select a root*, this is because we have not selected any file as the main one.



From the point where we are right now, we first have to click on the *Build Hierarchy* button, when we click it, the HDL file that we have created is uploaded to the work library.



Afterwards, we right-click *Set As Root*, and the message disappears.




From now on we can develop the FW. Each new file that is added requires pressing the *Build Hierarchy* button again.


Working with blocks

In Libero there is another working option when working with FW, and that is the use of graphic blocks.


To work with them you first have to create a frame, Libero calls it SmartDesign.




When creating a SmartDesign it asks us for a name.




When creating the SmartDesign, the SmartDesign appears at the same level as the HDL code.



First you have to mark the SmartDesign as root and then you take the FW file and drag it to the SmartDesign. And the block appears, but without connections to the outside.




But clicking on the pins shows us an option called *Promote to Top Level*.




Once the pins have been created, we have to click on the yellow icon with the gear at the top left. Once the pins have been created, we have to click on the yellow icon with the gear at the top left.

If any problem occurs when clicking on it, it will inform us below of the errors that have occurred, mostly, these errors are due to unconnected inputs, so we have to specify the value they will have.




This icon makes the project structured.




Now we just need to click on the *Build Hierarchy* button so that we can synthesize the project.

Generate the bitstream


Once we have it developed, returning to *Design Flow*, we can synthesize the project. Synthesizing the project also allows us to unlock the selection of FPGA pins, because the pins are collected from the synthesis.



Once it tells us that the synthesis is correct, we open the *Manage Constraints* option.



This option allows us to manage the different restrictions of the project, both pins and times, etc. Pin constraints generate a PDC file, while timing constraints generate an SDC file.




To create a pin constraint we have two options:

- Make the constraints by hand, which can be quite complex if you don't know the structure of the PDC file.

```
24
25 set_io -port_name clk \
26     -pin_name R18 \
27     -fixed true \
28     -io_std LVCMOS18 \
29     -DIRECTION INPUT
30
31
32 set_io -port_name {leds[0]} \
33     -pin_name T18 \
34     -fixed true \
35     -io_std LVCMOS18 \
36     -DIRECTION OUTPUT
37
38
39 set_io -port_name {leds[1]} \
40     -pin_name V17 \
41     -fixed true \
42     -io_std LVCMOS18 \
43     -DIRECTION OUTPUT
44
45
46 set_io -port_name {leds[2]} \
47     -pin_name U20 \
48     -fixed true \
```

- The other option is to use the interactive tool provided by Libero. To access it, open the *Edit* drop-down menu and click on the *Edit with I/O Editor* option.




When you open this option, an interactive tool opens where the user can select the pin they want for the FW port.

NOTE: this tool works by banks, so that if you select a pin at a specific voltage, it sets the entire bank to that same voltage. Also, if you select a wrong pin and assign it to a different one, you can


leave the entire bank marked at that voltage, and the pin selector will only let you use pins from that bank. It is advisable to be careful.

NOTE 2: to solve the problem of preselecting the pins, you have to manually delete the pin and press enter, so that it stops marking that pin. Many of the problems with this tool are solved by manually deleting the pin.


NOTE 3: if you cannot change the voltage of the pins that appears by default, you have to go to the *Project* option, and inside look for *Project Settings*, and then *Device settings*.




Once finished, you have to click on the save icon, and then create the pin restriction file for the project. The next thing to do is to mark the pin file as **Target**.




NOTE: This editor also allows us to see the synthesized model that Libero has generated for us, it is in the Netlist Viewer tab (if a blue message appears, just click on it to make it appear).




It also allows us to see other things, such as the location of the chip's pins or the type of selectable pins on the chip.



Once the pins have been selected, the implementation is carried out, to do this, click on the Place and Route option.




Once finished, the bitstream can be generated. To do this, select the *Generate Bitstream* option.




Once generated, we already have the project's bitstream generated, we just need to save it to the FPGA or export it.

- To save it to the FPGA, you have to connect the FPGA to the computer and click on the *Run PROGRAM Action* option. While it is being saved, this tab appears and below in Libero a bar appears with the bitstream loading status.



The *Run PROGRAM Action* option also has the option to perform more actions, to do this, right click on *Run PROGRAM Action* and click on *Select Action*. The PROGRAM action is to record the FPGA.



- To export it you have to go to the Libero export options. Here several options appear, the main ones are to export the bitstream and to export to generate a project in *FlashPro Express*.



The two export options are described at the end of this previous entry.

<https://soceame.wordpress.com/2025/03/09/flashpro-express-tutorial-installing-and-running/>