


ZYNQ–EAME ULTRASCALE 0

DESIGN BY soceame.wordpress.com
DESIGNED IN SPAIN



OPEN HARDWARE

Version 0:

Sheet: SUPPLY



File: SUPPLY.sch

Sheet: GND



File: GND.sch

Sheet: DDR



File: DDR.sch

Sheet: PINOUT



File: PINOUT.sch

Sheet: MIO&REFERENCE



File: MIO&REFERENCE.sch

github.com/DRubioG/Zynq-eame/Zynq-eame_UltraScale_0


soceame.wordpress.com

Sheet: /
File: Zynq-eame_UltraScale_0.sch


Title: **Zynq-eame UltraScale 0**

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/6


VIN -> 1V0, 1V8, 1V2, 3V3



SUPPLY





XCZU2CG




JTAG (2 Options: FT232H and/or pins)


JTAG pins




USB-UART




BOOT RST




QUAD-SPI FLASH MEMORY



SD CONNECTOR



OSCILLATOR 33MHz



soceame.wordpress.com

Sheet: /MIO&REFERENCE/

File: MIO&REFERENCE.sch

Title: Zynq-eame UltraScale 0

Size: A3

Date:

KiCad E.D.A. kicad (5.1.4)-1

Rev:

Id: 5/6

