# ZYNQ-EAME ULTRASCALE 0

# DESIGN BY soceame.wordpress.com DESIGNED IN SPAIN

Version 0:








github.com/DRubioG/Zynq-eame/Zynq-eame\_UltraScale\_0


soceame.wordpress.com	
Sheet: /	
File: Zynq-eame_UltraScale_0.sch	
Title: Zynq-eame UltraScale 0	
Size: A3 Date:	Rev:
KiCad E.D.A. kicad (5.1.4)-1	ld: 1/6
7	Ω

## VIN -> 1V0, 1V8, 1V2, 3V3












# **SUPPLY**





## LED ON



## XCZU2CG








#### U1D XCZU2CG


#### U1B XCZU2CG

#### U1C XCZU2CG


## **SWITCHES**



## **BUTTONS**



## **LEDS**




### soceame.wordpress.com


Sheet: /PINOUT/ File: PINOUT.sch

### Title: Zynq-eame UltraScale 0

 Size: A3
 Date:
 Rev:

 KiCad E.D.A. kicad (5.1.4)-1
 Id: 4/6





U1I XCZU2CG PS\_DDR\_DQ71 N19
PS\_DDR\_DQ70 N18
PS\_DDR\_DQ69 P18
PS\_DDR\_DQ68 P21
PS\_DDR\_DQ66 P21
PS\_DDR\_DQ66 P22
PS\_DDR\_DQ65 122
PS\_DDR\_DQ31 W15
PS\_DDR\_DQ31 W15
PS\_DDR\_DQ30 U14
PS\_DDR\_DQ28 W14
PS\_DDR\_DQ27 W11 PS\_DDR\_DQ29
PS\_DDR\_DQ27
PS\_DDR\_DQ26
PS\_DDR\_DQ26
PS\_DDR\_DQ26
PS\_DDR\_DQ26
PS\_DDR\_DQ26
PS\_DDR\_DQ27
PS\_DDR\_DQ27
PS\_DDR\_DQ21
PS\_DDR\_DQ21
PS\_DDR\_DQ20
PS\_DDR\_DQ19
PS\_DDR\_DQ19
PS\_DDR\_DQ19
PS\_DDR\_DQ16
PS\_DDR\_DQ15
PS\_DDR\_DQ15
PS\_DDR\_DQ15
PS\_DDR\_DQ15
PS\_DDR\_DQ15
PS\_DDR\_DQ15
PS\_DDR\_DQ16
PS\_DDR\_DQ17
PS\_DDR\_DQ16
PS\_DDR\_DQ17
PS\_DDR\_DQ17
PS\_DDR\_DQ17
PS\_DDR\_DQ18
PS\_DDR\_DQ19
PS\_DDR\_DQ19
PS\_DDR\_DQ10
PS\_DDR\_DQ20
PS\_DDR\_DQ20
PS\_DDR\_DQ30
PS\_DDR\_DQ30
PS\_DDR\_DQ30
PS\_DDR\_DQ40
PS\_DDR\_DQ40
PS\_DDR\_DQ30
PS\_DDR\_DQ40
PS\_DDR DDR\_A11 AA21 PS\_DDR\_A11 DDR\_A10 Y21 DDR\_A9 Y18 S DDR A9 DDR\_A8 W17 S\_DDR\_A8 Y19 PS\_DDR\_A7 DDR\_A6 Y20 DDR\_A5 AB16 PS\_DDR\_A6 DDR\_A4 AB21 S DDR A4 DDR\_A3 AB19 PS\_DDR\_A3 DDR\_A2 AB17 PS\_DDR\_A2 DDR\_A1 AB20 DDR\_A0 AA22 PS\_DDR\_A0 V17 PS\_DDR\_BA1 PS\_DDR\_BA0 W18 PS\_DDR\_BG1 PS\_DDR\_BG0 DDR\_RESETN T18 PS\_DDR\_RAM\_RST\_N V20 PS\_DDR\_CK0
V18 PS\_DDR\_CK1
W20 PS\_DDR\_CK\_N0
V19 PS\_DDR\_CK\_N1 PS\_DDR\_DM8 R19 PS\_DDR\_DM8 PS\_DDR\_DM3 PS\_DDR\_DM2 PS\_DDR\_DM1 PS\_DDR\_DM0 AB9 PS\_DDR\_DQS\_P8 PS\_DDR\_DQS\_N8 PS\_DDR\_DQS\_P3 W21 PS\_DDR\_ODT1 W22 PS\_DDR\_ODTO DDR\_ACTN U15
DDR\_ALERTN T21
PS\_DDR\_ALERT\_N PS\_DDR\_DQS\_N3 V13 PS\_DDR\_DQS\_N3 V13
PS\_DDR\_DQS\_P2 V9
PS\_DDR\_DQS\_P2 Y13
PS\_DDR\_DQS\_P1 AA13
PS\_DDR\_DQS\_P0 Y9
PS\_DDR\_DQS\_N0 AA9 DDR\_PARITY U19
T19
PS\_DDR\_PARITY
PS\_DDR\_ZQ

soceame.wordpress.com Sheet: /DDR/ File: DDR.sch Title: Zynq-eame UltraScale 0 Size: A3 Date: KiCad E.D.A. kicad (5.1.4)-