

# Smart Watchdog Mechanism for Real-time Fault Detection in RISC-V

**PhD Supervisors: Prof Jim Harkin** Mr Malachy McElholm **Prof Liam McDaid** 

School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK


**David Simpson** simpson-d12@ulster.ac.uk

#### **Background**

- Error checking in modern processors is critical<sup>1</sup>.
- Detection mechanisms (watchdogs) must exhibit minimal area overhead and power consumption<sup>2</sup>.
- Spiking Neural Networks (SNNs) could offer a more hardware friendly and efficient implementation<sup>3</sup>.

## **SNN-based Smart Watchdog**

SNN trained to detect control flow errors (CFEs) caused by hardware faults in a RISC-V processor<sup>4</sup>.



- Smarter watchdog paradigm
- **Smart Watchdog Aims:** 
  - Lower power consumption
  - (F) - More hardware friendly

### Live Demonstration (FPGA)

RISC-V processor executes a closedloop PI control algorithm on a DC motor and rotary quadrature encoder.


- Faults are injected at the program counter register of RISC-V processor.
- **Smart watchdog decisions observed in** detail on a custom Python-based GUI.
- Nexys A7-100T development board (AMD Artix-7 FPGA) used as hardware platform for live demonstration.

Samples

See Github page for full details.




Correct



### **Methodology**

8-stages to develop a smart watchdog to monitor a RISC-V processor.



46 100 98 **52** Precision Recall F1 Score Accuracy 0.98 0.96 0.98 1.00 **New Samples from Heap Sort: 11/11** 

Validation Dataset: Heap Sort (new application)

Smart watchdog detected all CFEs that were undetected in the RISC-V processor. **(100% accuracy)** 

Total

**Heap Sort** 

Applications

1,000

#### Stage 7 - Smart Watchdog Implementation **SMART WATCHDOG** Max Freq: **Hardware Synthesis Results** fifo empty SNN ready 350MHz CONTROL fifo rd en

438ns

Stage 8 - Smart Watchdog Validation

NEORV32 SNN done fifo rd valid FSM **Latency**: instruction RISC-V 164 DATA SNN trigger executed 153 cycles CORE **FEATURE** NEORV32 **Inference:** LAYER SNN input SNN data

Component LUTs | Power (W) Neorv32 1,993 0.027 1,874 157 0.001 **Feature Layer** 8,928 6,494 SNN 0.142 Smart W-dog 10,264 6,733 0.143

**Smart Watchdog Fault Detection Capability** 

**Applications** 

with Traps

Triggered

490 (58.3%)

**Smart** 

Watchdog

**Detection** 

350 (100%)

**Applications** 

with Control

Flow Errors

840



**E** XILINX,

**Smart Watchdog** 

**Validation** 

#### Stage 1 - Data Collection

Smart

**Implementation** 

**Watchdog** 


SNN

**Model** 

Testing

Fibonacci Series, Bubble Sort and Matrix Multiplication software applications were executed on RISC-V processor.

- AMD VC-709 (Virtex-7) FPGA used in this work.



SNN

Model

**Training** 

Faults were injected into the Program Counter register (PC) of RISC-V processor during execution.



Instruction data from RISC-V processor was extracted via **UART** and stored as text files (serial terminal).



Builds a library of normal instructions and faulty instructions to train the SNN of the smart watchdog.

# Stage 6 - SNN Model Testing

**Testing Dataset: Bubble Sort & Matrix Multiplication** 

Samples	Correct	TP	TN	FN	FP
155	152	78	74	3	0
Accuracy		Precision	Recall	F1 Score	
0.98		1.00	0.96	0.98	

Seen Test Samples at Training: 80/80 (100% accuracy)


**Unseen Test Samples During Training: 72/75** (96% accuracy)

### Stage 5 - SNN Model Training **Training Dataset: Fibonacci Series**

Parameter	Value		
Network Type	Binary Classifier		
Learning Type	Supervised		
Development Library	SNNTorch <sup>5</sup> (PyTorch)		
Epochs	400		
Optimizer	Adam		
Batch Size	1		
Loss Function	Mean Square Error		
Learning Scheduler Rates	0.1 / 0.01 / 0.001		
Learning Rate Milestones	10 / 200		


### **Stage 2 – Feature Extraction**

 Features are extracted from each instruction executed, capturing information on control flow.



## Stage 3 - Dataset Preprocessing

Datasets are pre-processed and produced for each of the three applications as shown below.



Training and testing datasets are used to develop the SNN model of the smart watchdog.

