## Government College of Engineering, Amravati (An Autonomous Institute of Government of Maharashtra)

# Fourth Semester B.Tech. (Information Technology)

Summer - 2018

Course Code: ITU401

Course Name: Digital Integrated Circuits

Time: 2 hr. 30min. Max. Marks: 60

## Instructions to Candidate

1) All questions are compulsory.

2) Assume suitable data wherever necessary and clearly State the assumptions made.

3) Diagrams/sketches should be given wherever necessary.

4) Use of logarithmic table, drawing instruments and non-programmable calculators is permitted.

5) Figures to the right indicate full marks.

## 1. Attempt Any TWO

- a. Explain Bipolar transistor characteristics of TTL, ECL, MOS and CMOS families?
- b. Minimize the following expression using K-Map and realize using NAND gates only.  $F(A,B,C,D,E)=\sum_{m} (0,2,5,7,8,9,10,11,18,21,24,25,26,31)+d(1,6,16,22)$
- c. What are the different attributes of array? 6
  Explain unconstrained array types and unconstrained array ports.

Contd..

### 2. Attempt Any TWO

- a. Explain the classification of VHDL types with the help of diagram? Describe type qualification and type conversion.
- b. Reduce the following expression to an indicated number of literals.
  i) F(W,X,Y,Z) = W'X(Z'+Y'Z)+X(W+W'YZ) to a one literal
  ii) F(X,Y,Z) = X'Y'+XYZ+X'Y to a three literals
- c. Realize following Boolean function using 6 multilevel NAND and NOR gates only. F(P,Q,R,S,T,U,V,W) = PQ+R(S+T+U)+V+W

#### 3. Attempt

- a. Minimize following function using tabulation 6 method and find prime implicants & essential prime implicants.  $F(W,X,Y,Z) = \sum_{i=0}^{\infty} m(0,1,3,4,6,7,8,9,10,11,13,15)$
- b. Write down the design procedure for 6 combinational logic design? Design combinational circuit whose input is a 4-bit binary number and whose output is 4-bit Gray Code.

### Solve Any TWO

Convert following Boolean expression into 6 standard and canonical form and simplify by using K-Map.

F(A,B,C,D) = AD + ABC + B + D

c. Write down the steps for Flip-flop interconvert 6 ion? Justify whether it is possible to obtain S-R Flip-flop from J-K FF.

b. Design combinational circuit whose input is a 4-6 bit number and whose output is the 2's complement of the input number.

#### 5. Solve

- a. A sequential circuit has 3D Flip-flops A, B, C 8 and one input X it is described by the following Flip-flop function.
  - $D_A = (BC'+B'C)X+(BC+B'C')X'$
  - $D_B = A$
  - $D_C = B$
  - i) Derive the state table for circuit.
  - ii) Draw two state diagrams one for X=0 and other for X=1.
- b. What do you mean by Ripple counter? Write 4 down steps for designing the counter? Design 3 bit synchronous counter using J-K Flip-flop.