Register	address	
SBND R0	0x0	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	global reset (TODO)
		register reset (TODO)
		udp reset (TODO)
		FEMB clock encoder (TODO)
	4 (r/w)	HSD reset (TODO)
SBND R1	0x1	$31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
	30 (r/w)	FEMB clock encoder sw commands 4 downto 1 (TODO)
SBND R2	0x2	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		WIB LED 0 and FEMB clock encoder disable command 1
	71 (r/w)	WIB LEDs (TODO)
SBND R3	0x3	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Register	address					
SBND R4	0x4	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	0 (r/w)	EMB clock select (TODO)				
	1 (r/w)	FEMB command select and enable clock output on lemo 1 input (TODO)				
	32 (r/w)	FEMB internal clock select??? (TODO)				
	()					
SBND R5	0x5	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	$70 \; (r/w)$	power measure select (TODO)				
	16 (r/w)	power measure start (TODO)				
SBND R6	0x6	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	310 (r)	power measurements (TODO)				
SBND R7	0x7					
SBND RI	31 (r/w)	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UDP readout disabled (TODO)				
		UDP monitoring Board select (TODO)				
		UDP monitoring Chip select (TODO)				
	30 (r/w)	UDP monitoring channel select (TODO)				
	30 (1/w)	CD1 monitoring channel select (1000)				
SBND R8	0x8	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
	0 (r/w)	Board 0 3.6V en (TODO)				
	1 (r/w)	Board 0 2.8V en (TODO)				
	2 (r/w)	Board 0 2.5V en (TODO)				
	3 (r/w)	Board 0 1.5V en (TODO)				
	4 (r/w)	Board 1 3.6V en (TODO)				
	5 (r/w)	Board 1 2.8V en (TODO)				
	6 (r/w)	Board 1 2.5V en (TODO)				
	7 (r/w)	Board 1 1.5V en (TODO)				
	8 (r/w)	Board 2 3.6V en (TODO)				
	9 (r/w)	Board 2 2.8V en (TODO)				
	10 (r/w)	Board 2 2.5V en (TODO)				
	11 (r/w)	Board 2 1.5V en (TODO)				
	12 (r/w)	Board 3 3.6V en (TODO)				
	13 (r/w)	Board 3 2.8V en (TODO)				
	14 (r/w)	Board 3 2.5V en (TODO)				
	15 (r/w)	Board 3 1.5V en (TODO)				
	16 (r/w)	Board 0 Bias en (TODO)				
	17 (r/w)	Board 1 Bias en (TODO)				
	18 (r/w)	Board 2 Bias en (TODO)				
	19 (r/w)	Board 3 Bias en (TODO)				

Register	address	
SBND R9	0x9	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	P-Pod enable (TODO)
SBND R10	0xa	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	I2C wr strobe (TODO) (ok to make an action)
	1 (r/w)	I2c rd strobe (TODO) (ok to make an action)
SBND R11	0xb	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	30 (r/w)	i2c byte count (TODO)
SBND R12	0xc	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	70 (r/w)	i2c address (TODO)
SBND R13		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	70 (r/w)	i2c write data (TODO)
	l	

Register	address	
SBND R14	0xe	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	i2c read data (TODO)
SBND R15	0xf	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
SBND R16	0x10	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SBND R17	0x11	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	GXB analog reset (TODO)
	1 (r/w)	GXB digital reset (TODO)
SBND R18		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		link stat sel? (TODO)
	8 (r/w)	TS latch? (TODO)
	15 (r/w)	ERR cnt reset? (TODO)
CDMD Die		
SBND R19	0x13	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Register	address	
SBND R20	0x14	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	tx packet not enable (TODO)
	1 (r/w)	tx packet fifo
	2 (r/w)	tx analog reset
	3 (r/w)	tx digital reset
	4 (r/w)	tx pll powerdown enable?
SBND R21		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r/w)	comma sequence (TODO)
	1716 (r/w)	comm sequence k-char bits
CDIID Dog		
SBND R22	0x16	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SBND R23	0x17	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
SBND R23	UX17	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
SBND R24	0x18	$ \begin{vmatrix} 31 & & 30 & & 29 & & 28 & & 27 & & 26 & & 25 & & 24 & & 23 & & 22 & & 21 & & 20 & & 19 & & 18 & & 17 & & 16 & & 15 & & 14 & & 13 & & 12 & & 11 & & 10 & & 9 & & 8 & & 7 & & 6 & & 5 & & 4 & & 3 & & 2 & & 1 & & 0 \\ 2 & 1 & 2 & 2 & 2 & 2 & 2 & 2 & 2 & 2 &$
55115 1(24	0.210	

Register	address	3
SBND R25	0x19	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 10 29 29 29 29 29 29 29 29 29 29 29 29 29
SBND R26	0x1a	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 29 28 27 26 25 24 23 22 21 20 29 28 27 26 25 24 23 22 21 20 29 28 27 26 25 24 23 22 21 20 29 28 27 26 25 24 23 22 21 20 29 28 27 26 25 25 25 25 25 25 25 25 25 25 25 25 25
SBND R27	0x1b	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
SBND R28	0x1c	
SBND R29	0x1d	

Register	address	
SBND R30	0x1e	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SBND R31	0x1f	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
WIB STATUS	0x100	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	global reset
	1 (a)	control register reset
	2 (a)	UDP reset
	3 (a)	DAQ-path reset
	4 (r)	sys locked
	5 (r)	FEMB locked
	6 (r)	EB locked
	\ / /	DUNE clk sel
	9 (r)	DUNE clk locked
		DAQ Link count
	3128 (r)	FEMB count
WIB FW VERSION	0x101	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
		rev (1-99) Manually updated
		day (1-31) Manually updated
		month (1-12) Manually updated
	3124 (r)	year (20XX) Manually updated
WIB SYNTH DATE	0x102	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	70 (r)	day (1-31) automatically updated
		month (1-12) automatically updated
		year (00-99) automatically updated
	3124 (r)	century (20) automatically updated
	, ,	

	Register	address	
	WIB SYNTH TIME	0x103	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		70 (r)	second (00-59) automatically updated
		158 (r)	minute (00-59) automatically updated
		2316 (r)	hour (00-23) automatically updated
	WIB ID	0x104	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		30 (r)	Slot number
		\ /	Crate number
		8 (r/w)	Use fake slot/crate
			Fake slot number
			Fake crate number
			Real slot number
		3128 (r/w)	Real crate number
	UDP CTRL	0x110	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		0 (r/w)	enable readback
	UDP TIMEOUT	0x111	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		310 (r/w)	udp timeout
	LIDD DEGE ID	0.110	
	UDP DEST IP	0x112	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		310 (r)	destination IP
ŀ	IIDD DEGE MAG I O	0.119	
ŀ	UDP DEST MAC LO		$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
ŀ		310 (r)	destination MAC[310]

Register	address	
UDP DEST MAC HI	0x114	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	destination MAC[4732]
UDP DEST PORT	0x115	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	destination port
LFLASH CTRL	0x120	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	run
	1 (r/w)	r/w
	2 (r)	done
	3 (r)	error
	4 (a)	reset
	3116 (r/w)	address
TELACII MEDIDE	0.101	
LFLASH WRITE	0x121	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	data
LFLASH READ	0x122	
LELASII READ	310 (r)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	310 (1)	uava

Register	address	
TS CTRL	0x130	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	start
	1 (r)	busy
TS DATA	0x131	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	temp data
DTS CTRL	0x200	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 (r/w)	PDTS enable
	2 (r/w)	PDTS resetter enabled
	3 (r/w)	PDTS resetter counter reset
	4 (r/w)	PDTS data clk reset
	5 (r)	PDTS data clock locked
	8 (r/w)	tx ouput enable
	9 (r/w)	tx output rx data
	10 (r)	clk DUNE in reset
	11 (r)	clk DUNE in locked
		PDTS timing group
	1916 (r)	PDTS state
DTS RESET COUNT		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	230 (r)	reset count
DTS EVENT COUNT		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	event count

Register	address	
DTS TIME LSB	0x203	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	time stamp 310
DTS TIME MSB	0x204	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	time stamp 6332
DTS CONVERT CONTROL	0x205	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	converts enabled
	1 (r)	out of sync
	2 (r/w)	local timestamp
	3 (r/w)	enable fake DTS
	4 (r/w)	halt
	5 (a)	start sync
	118 (r)	state
DTS CONVERT SYNC PERIOD	0x206	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	convert period in 50Mhz clock ticks
DTS CONVERT LAST SYNC LSB		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	last good convert time 310

Register	address	
DTS CONVERT LAST SYNC MSB		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	last good convert time 6332
DTS CONVERT MISSED SYNCS	0x209	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	count of missed syncs
DTS CONVERT BLAME	0x20a	
DIS CONVERT BLAME		$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	310 (r)	biame
PDTS RESETTER COUNT	0x20b	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
121510221121000011	310 (r)	count of resetter resets
PDTS WORDS	0x20c	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	80 (r)	current 8b word from PDTS
	2516 (r)	current 10b word from PDTS
DTS CDS Control	0010	91 90 90 97 96 97 94 99 99 91 90 10 10 17 16 17 14 19 19 11 10 0 0 7 6 7 4 10 1
D18 CD8 Control	0x210	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 input select (FP/BP)
	0 (r/w) 2 (r)	LOL
	3 (r)	LOS
	3 (1)	
		1

Register	address	
DTS CDS I2C Control	0x212	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	run
	1 (r/w)	m r/w
	2 (r)	busy
	3 (r)	available
	4 (a)	reset
		byte count
	2316 (r/w)	address
DTS CDS I2C WR DATA		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	write data
DEG ODG ICO DE E :=:		
DTS CDS I2C RD DATA	0x214	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	read data
DEC CITAAA C	0x220	
DTS SI5344 Control	$\begin{array}{c c} 0x220 \\ \hline 0 (r/w) \end{array}$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
	$\begin{array}{c c} 0 & (r/w) \\ \hline 1 & (r/w) \end{array}$	reset
	$\frac{1 (f/W)}{2 (r)}$	LOL
	3 (r)	LOS
	4 (r)	interrupt
	98 (r/w)	input select
	3 (1/W)	Impur beleet
DTS SI5344 I2C Control	0x222	
	0 (a)	run
	1 (r/w)	r/w
	2 (r)	busy
	3 (r)	available
	4 (a)	reset
		byte count
	2316 (r/w)	address

Register	address	
DTS SI5344 I2C WR DA	TA 0x223	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)) write data
DTS SI5344 I2C RD DA		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	read data
DTS SI5344 RST REC	•	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	reset requests
DTS SI5344 RST PER		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	resets performed

Register	address																													
DTS SYNC CMD CONTROL	0x235	31	30	29	28 2	27 2	26 2	25 2	24 2	23 2	$22 \mid 2$	21 2	0 1	9 [18 1	17 1	.6	15	14	13	12	11	10	9	8 7	6	5	4 3	2	1 0
	150 (r/w)	cou	nte	res	et					•		•					•	•					·							
							_																							
DTS SYNC CMD COUNT 0	0x240		30	29	28	27 5	26	25 2	24	$23 \mid 2$	22 5	$21 \mid 2$	$20 \mid 1$	19	18	17 :	16 [15	14	13	12	11	10	9	8 7	6	5	$4 \mid 3$	2	1 0
	310 (r/w)	cou	nt																											
DTS SYNC CMD COUNT 1	0x241			29	28	27 :	26	$25 \mid 2$	24	$23 \mid 2$	22 5	$21 \mid 2$	20 1	19	18	17 :	16 1	15	14	13	12	11	10	9	$8 \mid 7$	6	5	$4 \mid 3$	2	1 0
	310 (r/w)	cou	nt																											
DTS SYNC CMD COUNT 2	0x242			29	28	27 :	26	25 2	24	$23 \mid 2$	22	$21 \mid 2$	$20 \mid 1$	19	18	17 :	16 [15	14	13	12	11	10	9	$8 \mid 7$	6	5	$4 \mid 3$	$\frac{1}{2}$	1 0
	310 (r/w)	cou	nt																											
DTS SYNC CMD COUNT 3	0x243			29	28	27	26	$25 \mid 2$	24	$23 \mid 2$	22 5	$21 \mid 2$	$20 \mid 1$	19	18	17	16 [15	14	13	12	11	10	9	8 7	6	5	$4 \mid 3$	2	1 0
	310 (r/w)	cou	nt																											

Register	address																								
DTS SYNC CMD COUNT 4	0x244	31 30	29	28 2	27 26	25	24	$23 \mid 2$	$22 \mid 21$	20	19	18	17 1	16 15	14	13	12	11	10	9 8	7	6 5	4	$3 \mid 2$	1 0
	310 (r/w)	count																		·					
DTS SYNC CMD COUNT 5	0x245	31 30	29	28 2	27 26	25	24	$23 \mid 2$	22 21	20	19	18	17 1	6 15	14	13	12	11	10	9 8	7	6 5	4	3 2	1 0
	310 (r/w)	count																							
DTS SYNC CMD COUNT 6	0x246	31 30	29	28 2	27 26	25	24	$23 \mid 2$	22 21	20	19	18	17 1	6 15	14	13	12	11	10	9 8	7	6 5	4	$3 \mid 2$	1 0
	310 (r/w)	count																							
DTS SYNC CMD COUNT 7		31 30	29	$28 \mid 2$	27 26	25	24	$23 \mid 2$	22 21	20	19	18	$17 \mid 1$	6 15	14	13	12	11	10	9 8	7	6 5	4	$3 \mid 2$	1 0
	310 (r/w)	count																							
DTS SYNC CMD COUNT 8	0x248	31 30	29	28 2	27 26	25	24	$23 \mid 2$	$22 \mid 21$	20	19	18	$17 \mid 1$	6 15	14	13	12	11	10	9 8	7	6 5	4	$3 \mid 2$	1 0
	310 (r/w)	count																							

Register	address																												
DTS SYNC CMD COUNT 9	0x249	31	30 2	$29 \mid 2$	8 27	26	25	24	23	22	21 5	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	4 3	2	$1 \mid 0$
	310 (r/w)	coun	nt		·											·					İ	·							
DTS SYNC CMD COUNT 10				$29 \mid 2$	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	4 3	2	$1 \mid 0$
	310 (r/w)	coun	ıt																										
DTS SYNC CMD COUNT 11				$29 \mid 2$	8 27	26	25	24	23	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	4 3	2	$1 \mid 0$
	310 (r/w)	coun	ıt																										
DTS SYNC CMD COUNT 12			$\overline{}$	$29 \mid 2$	8 27	26	25	24	23	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	4 3	2	$1 \mid 0$
	310 (r/w)	coun	ıt																										
DTS SYNC CMD COUNT 13	0x24d	31	$30 \mid 2$	$29 \mid 2$	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	4 3	2	$1 \mid 0$
	310 (r/w)	coun	ıt																										

Register	address	
DTS SYNC CMD COUNT 14	0x24e	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	count
DTS SYNC CMD COUNT 15		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	count
DQM CTRL	0x800	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	enable DQM packets
	74 (r/w)	DQM type (Modes: 0x0:Jack, 0x1:testing)
DOM CD CC	0.001	
DQM CD SS	0x801	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	stream number
	1 (r/w)	CD number FEMB number
	32 (r/w)	sub stream number (for jack mode)
	4 (r/w)	sub stream number (for jack mode)
FEMB POWER CONTROL	0x400	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TEMB I OWEIT CONTITOE	0 (r/w)	FEMB 1 EN 3.6 V
	1 (r/w)	FEMB 1 EN 2.8 V
	$\frac{1}{2} \frac{(r/w)}{(r/w)}$	FEMB 1 EN 2.5 V
	3 (r/w)	FEMB 1 EN 1.5 V
	4 (r/w)	FEMB 1 EN Bias V
		FEMB 2 Power Enables
		FEMB 3 Power Enables
	2824 (r/w)	FEMB 4 Power Enables
		Master bias enable
	.,,	
	1	I

Register	address	
FEMB POWER MON CONTROL	0x401	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	reset
FEMB BIAS MON	0x402	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	\ /	Bias Vcc
	3116 (r)	bias temp
	0 400	
FEMB FE MON	0x403	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
		FE Vcc
	3116 (r)	FE temp
FEMB 1 MON 0	0x410	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
FEMB I MON 0		Bias Vcc
		bias temp
	3110 (1)	bias temp
FEMB 1 MON 1	0x411	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
		Voltage
	3116 (r)	
	()	
FEMB 1 MON 2	0x412	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	Voltage
	3116 (r)	Current

Register	address																									
FEMB 1 MON 3	0x413	31 30	29 28	27	26	25 24	23	22	21 5	20 1	19 18	3 17	16	15	14	13	12	11	10	9 8	7	6 5	$5 \mid 4$	3	2	1 (
	150 (r)	Voltage	•																							
	3116 (r)	Current																								
FEMB 1 MON 4	0x414	31 30	29 28	27	26	25 24	23	22	21 2	$20 \mid 1$	19 18	3 17	16	15	14	13	12	11	10	9 8	7	6 5	$5 \mid 4$	3	2	1 (
	150 (r)	Voltage	·			•																				
	3116 (r)	Current																								
FEMB 1 MON 5	0x415	31 30	29 28	27	26	$25 \mid 24$	23	22	21 :	20 1	19 18	17	16	15	14	13	12	11	10	$9 \mid 8$	7	$6 \mid 5$	$5 \mid 4$	3	2	1 (
	150 (r)	Voltage				•																				
	3116 (r)	Current																								
FEMB 1 MON 6	0x416	31 30	29 28	27	26	25 24	23	22	21	$20 \mid 1$	19 18	17	16	15	14	13	12	11	10	9 8	7	$6 \mid 5$	$5 \mid 4$	3	2	1 (
	150 (r)	Voltage	•			•													•							
	3116 (r)	Current																								
FEMB 2 MON 0	0x420	31 30	29 28	27	26	25 24	23	22	21 5	$20 \mid 1$	19 18	17	16	15	14	13	12	11	10	9 8	7	6 5	5 4	3	2	1 (
	150 (r)	Bias Vc	3																							
	3116 (r)	bias tem	ıp																							
		•																								

Register	address																							
FEMB 2 MON 1	0x421	31 30	29 28	27	$26 \mid 25$	5 24	23	$22 \mid 2$	$21 \mid 2$	20 19	18	17	16	15 1	$4 \mid 13$	12	11	10	9 8	7	6 5	5 4	3	2 1 0
		Voltage			•					•			·	•				•						
	3116 (r)	Current																						
FEMB 2 MON 2		31 30 3	29 28	27	$26 \mid 25$	5 24	23	$22 \mid 2$	$21 \mid 2$	$20 \mid 19$	18	17	16	15 1	4 13	12	11	10	9 8	7	6 5	4	3	2 1 0
		Voltage																						
	3116 (r)	Current																						
FEMB 2 MON 3		31 30 3	29 28	27	$26 \mid 25$	5 24	23	$22 \mid 2$	21 2	$20 \mid 19$	18	17	16	15 1	4 13	12	11	10	9 8	7	6 5	4	3	2 1 0
		Voltage																						
	3116 (r)	Current																						
FEMB 2 MON 4		31 30 3	29 28	27	26 25	5 24	23	$22 \mid 2$	$21 \mid 2$	20 19	18	17	16	15 1	4 13	12	11	10	$9 \mid 8$	7	6 5	4	3	2 1 0
		Voltage																						
	3116 (r)	Current																						
FEMB 2 MON 5		31 30	$29 \mid 28 \mid$	27	$26 \mid 25$	5 24	23	$22 \mid 2$	$21 \mid 2$	20 19	18	17	16	15 1	4 13	12	11	10	$9 \mid 8$	7	6 5	4	3	2 1 0
	150 (r)	Voltage																						
	3116 (r)	Current																						

Register	address	
FEMB 2 MON 6	0x426	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	· ·
	3116 (r)	Current
FEMB 3 MON 0		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	\ /	Bias Vcc
	3116 (r)	bias temp
DEMD O MON 1	0.401	
FEMB 3 MON 1		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	
	3116 (r)	Current
DEMD 9 MON 9	0.400	
FEMB 3 MON 2		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	
	3116 (r)	Current
EEMD O MON O	0. 400	
FEMB 3 MON 3		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	
	3116 (r)	Current

Register	address	
FEMB 3 MON 4	0x434	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	Voltage
	3116 (r)	Current
FEMB 3 MON 5		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	Voltage
	3116 (r)	Current
	0.100	
FEMB 3 MON 6		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	Voltage
	3116 (r)	Current
DEMD 4 MON 0	0.440	
FEMB 4 MON 0		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
	\ /	Bias Vcc bias temp
	3110 (1)	bias temp
FEMB 4 MON 1	0x441	
TEMB 4 MON 1	150 (r)	Voltage
	3116 (r)	
	0110 (1)	Current
FEMB 4 MON 2	0x442	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	150 (r)	Voltage
	3116 (r)	· ·
	- (-)	
	1	

Register	address	
FEMB 4 MON 3	0x443	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	Voltage
	3116 (r)	Current
FEMB 4 MON 4		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		Voltage
	3116 (r)	Current
FEMB 4 MON 5		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
		Voltage
	3116 (r)	Current
EEL (D. 4.1(O)) A	0 110	
FEMB 4 MON 6		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	\ /	Voltage
	3116 (r)	Current
WID MON O	0450	
WIB MON 0	0x450	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bias Vcc
	(/	
	3110 (r)	bias temp

Register	address	
WIB MON 1	0x451	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	150 (r)	
	3116 (r)	Current
WIB MON 2	0x452	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		Voltage
	3116 (r)	Current
WIB MON 3		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
		Voltage
	3116 (r)	Current
WIB MON 4		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		Voltage
	3116 (r)	Current
EEL (D. CNC)		
FEMB CNC	0x500	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 10 10 10 10
	0 (r/w)	CnC Clock Select (0 DTS,1 local) CnC Command Select
	1 (r/w)	
		Enable converts
	. ,	convert going down to FEMB DTS 100Mhz reset
	(/ /	DTS 100Mhz reset DTS 100Mhz locked
	5 (r)	stop femb data
	8 (a) 9 (a)	start femb data
	9 (a)	start temo data

Register	address	
FEMB SPY CONTROL		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	30 (r/w)	stream id
	4 (r/w)	ext en
	5 (r/w)	word en
	8 (r)	fifo empty
		word trig value
	3130 (r)	spy state
FEMB SPY ARM	0x901	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	arm spy buffer
	1 (a)	software trigger
THE COLUMN		
FEMB SPY readout	0x902	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	80 (r/a)	spy data
EEMD 1 COMEDOI	0.1000	
FEMB 1 CONTROL	0x1000	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	reset reconfigure reset
	1 (r/w) 74 (r/w)	enable processing link 41
	14 (f/W)	enable processing link 41
FEMB 1 TRIGGER	0x1001	$\begin{bmatrix} 1 & 1 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \end{bmatrix}$
TEMD I IIIIGGEI		convert delay CD1.1
		convert delay CD1.2
		convert delay CD2.1
	31 24 (r/w)	convert delay CD2.1 convert delay CD2.2
	0124 (1/W)	

Register	address	
FEMB 1 FAKE CD	0x1010	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	fake COLDATA ASIC 1 sample data type 0/1 (samples/bytes)
	1 (r/w)	fake COLDATA ASIC 2 sample data type 0/1 (samples/bytes)
	2 (r/w)	fake COLDATA ASIC 1 data type $1 = \xi$ (CD packet is SOF+counter)
	3 (r/w)	fake COLDATA ASIC 2 data type 1 = ¿ (CD packet is SOF+counter)
		RX data source (0 transceiver, 1 local fake data)
	118 (r/w)	TX data stream (0 idle, 1 fake COLDATA)
FEMB 1 FAKE CD 1 1 PACKETS	0x1011	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	fake COLDATA ASIC 1 stream 1 packets
FEMB 1 FAKE CD 1 2 PACKETS	0x1012	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	fake COLDATA ASIC 1 stream 2 packets
DEMD 1 DAKE OD 9 1 DACKERO	0 1010	
FEMB 1 FAKE CD 2 1 PACKETS	0x1013	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	fake COLDATA ASIC 1 stream 1 packets
FEMB 1 FAKE CD 2 2 PACKETS	0x1014	
FEMILITARE CD 2 2 PACKETS	310 (r)	fake COLDATA ASIC 1 stream 2 packets
	310 (1)	lake COLDATA ASIC I stream 2 packets
FEMB 1 FAKE CD RESERVED WORD	0x1015	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TEMB TRAKE OF RESERVED WORD		reserved word CD 1
		reserved word CD 1
	5110 (1/W)	reserved word OD 2

Register	address	
FEMB 1 FAKE CD 1 HEADER WORD		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	header words CD1
FEMB 1 FAKE CD 2 HEADER WORD		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/w)	header words CD2
FEMB 1 FAKE CD ERR INJ	0x1020	$ \begin{vmatrix} 1 & 1 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \end{vmatrix} $
PEND I PARE OF ERRE INS	0 (a)	inject set errors on next event
	0 (a)	Inject set cirols on next event
FEMB 1 FAKE CD 1 ERR INJ	0x1021	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	stream 1 bad checksum
	1 (r/w)	stream 1 bad SOF char
	2 (r/w)	stream 1 large frame
	3 (r/w)	stream 1 small frame
	4 (r/w)	stream 1 k-char in data
	\ / /	stream 1 CD error word
	16 (r/w)	stream 2 bad checksum
	17 (r/w)	stream 2 bad SOF char
	18 (r/w)	stream 2 large frame
	19 (r/w) 20 (r/w)	stream 2 small frame stream 2 k-char in data
		stream 2 k-char in data stream 2 CD error word
	3124 (1/W)	stream 2 CD error word
FEMB 1 FAKE CD 2 ERR INJ	0x1022	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	stream 3 bad checksu3
	1 (r/w)	stream 3 bad SOF cha4
	2 (r/w)	stream 3 large frame
	3 (r/w)	stream 3 small frame
	4 (r/w)	stream 3 k-char in data
		stream 3 CD error word
	16 (r/w)	stream 4 bad checksum
	17 (r/w)	stream 4 bad SOF char
	18 (r/w)	stream 4 large frame
	19 (r/w) 20 (r/w)	stream 4 small frame stream 4 k-char in data
		stream 4 k-char in data stream 4 CD error word
	9124 (1/W)	SUCAIL 4 OD CITOL WOLD
	1	1

Register	address	
FEMB 1 STR 1 STATUS	0x1100	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r)	LOS
	1 (r)	rx calibration busy
	4 (r/w)	rx analog reset
	5 (r/w)	rx digital reset
	6 (r)	rx is locked to reference
	7 (r)	rx is locked to data
	16 (r)	rx error detected
	17 (r)	rx disparity error
	18 (r)	rx runnign disparity
	20 (r)	rx pattern detect
	21 (r)	rx sync status
		reset rx error counter
	23 (r/w)	reset rx disp error counter
FEMB 1 STR 1 PACKET COUNT	0x1101	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	packet count
FEMB 1 STR 1 ERR CNT RESETS	0x1150	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	reset all counters for this stream
	1 (a)	reset convert in wait count
	2 (a)	reset bad sof count
	3 (a)	reset unexpetect eof count
	4 (a)	reset missing eof count
	5 (a)	reset kchar in data count
	6 (a)	reset bad checksum count
	7 (a)	reset buffer full count
	8 (a)	reset timestamp incr count
	9 (a)	reset bad write count
	10 (a)	reset bad ro start count
EEMD 1 CTD 1 EDD CNT CONVEDT IN WATE	01151	21 20 20 20 27 26 25 24 22 21 20 10 10 12 17 16 15 14 12 12 11 10 0 0 7 6 5 4 2 1 1 0
FEMB 1 STR 1 ERR CNT CONVERT IN WAIT	0x1151	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of converts between a convert and waiting for data(action reset)
	31U (I/a)	Count of converts between a convert and waiting for data(action reset)
FEMB 1 STR 1 ERR CNT BAD SOF	0x1152	
FEMILI STR I ERR ON I DAD SOF		Count of bad start of frame characters (action reset)
	910 (1/a)	Count of bad start of frame characters (action reset)
	1	

Register	address	
FEMB 1 STR 1 ERR CNT UNEXPECTED EOF		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of early idle characters (action reset)
FEMB 1 STR 1 ERR CNT MISSING EOF	0x1154	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count missing end of frame idle (action reset)
FEMB 1 STR 1 ERR CNT KCHAR IN DATA	0x1155	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count k-chars in data (action reset)
FEMB 1 STR 1 ERR CNT BAD CHSUM	0x1156	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad checksums (action reset)
EDITO 4 COD 4 EDD CIVE DIFERENCE DITT	0.4455	
FEMB 1 STR 1 ERR CNT BUFFER FULL	0x1157	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of events lost due to the buffer being full (action reset)

Register	address	
FEMB 1 STR 1 ERR CNT RX ERROR	0x1158	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of symbol errors on the rx
FEMB 1 STR 1 ERR CNT RX DISP ERROR		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of disp errors on the rx
FEMB 1 STR 1 ERR CNT T INCR	0x115a	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of timestamp increment errors
FEMB 1 STR 1 ERR CNT BAD WRITE	0x115b	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of bad write counts into CD to EB fifo
	310 (r/a)	Count of bad write counts into CD to EB file
FEMB 1 STR 1 ERR CNT BAD RO START	0-1150	21 20 20 20 27 26 25 24 22 29 21 20 10 10 17 16 15 14 12 13 11 10 0 0 7 6 5 4 2 2 1 0
FEMD I SIK I EKK CNI DAD KO SIAKI	0X113C	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of CD to EB fifo readouts that don't start with a SOF character
	310 (r/a)	Count of CD to EB mo readouts that don't start with a SOF character
FEMB 1 STR 2 STATUS	0x1200	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TEMB 1 STIL 2 STITLOS	0 (r)	rx ready
	1 (r)	tx ready (fake)
	2 (r)	pll locked
	4 (r)	rx is locked to reference
	5 (r)	rx is locked to data
	8 (r)	pll powerdown ???
	9 (r)	reconfigure busy
	10 (r)	rx calibration busy
	11 (r)	tx calibration busy
	12 (r)	rx analog reset
	13 (r)	rx digital reset
	14 (r)	tx analog reset
	15 (r)	tx digital reset
	16 (r)	rx error detected
	17 (r)	rx disparity error
	18 (r)	rx runnign disparity
	20 (r)	rx pattern detect
	21 (r)	rx sync status
	22 (r/w)	reset rx error counter
	23 (r/w)	reset rx disp error counter

Register	address	
FEMB 1 STR 2 PACKET COUNT	0x1201	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	packet count
FEMB 1 STR 2 ERR CNT RESETS	0x1250	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	reset all counters for this stream
	1 (a)	reset convert in wait count
	2 (a)	reset bad sof count
	3 (a)	reset unexpetect eof count
	4 (a)	reset missing eof count
	5 (a)	reset kchar in data count
	6 (a)	reset bad checksum count
	7 (a)	reset buffer full count
	8 (a)	reset timestamp incr count
	9 (a)	reset bad write count
	10 (a)	reset bad ro start count
FEMB 1 STR 2 ERR CNT CONVERT IN WAIT		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of converts between a convert and waiting for data(action reset)
FEMB 1 STR 2 ERR CNT BAD SOF	0x1252	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of bad start of frame characters (action reset)
	310 (r/a)	Count of bad start of frame characters (action reset)
FEMB 1 STR 2 ERR CNT UNEXPECTED EOF		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of early idle characters (action reset)

Register	address	
FEMB 1 STR 2 ERR CNT MISSING EOF	0x1254	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count missing end of frame idle (action reset)
FEMB 1 STR 2 ERR CNT KCHAR IN DATA	0x1255	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count k-chars in data (action reset)
FEMB 1 STR 2 ERR CNT BAD CHSUM	0x1256	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad checksums (action reset4
FEMB 1 STR 2 ERR CNT BUFFER FULL	0x1257	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of events lost due to the buffer being full (action reset)
FEMB 1 STR 2 ERR CNT RX ERROR	0x1258	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of symbol errors on the rx

Register	address	
FEMB 1 STR 2 ERR CNT RX DISP ERROR		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
FEMB 1 STR 2 ERR CNT T INCR	0x125a	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of timestamp increment errors
FEMB 1 STR 2 ERR CNT BAD WRITE	0x125b	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	
FEMB 1 STR 2 ERR CNT BAD RO START	0x125c	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of CD to EB fifo readouts that don't start with a SOF character
	310 (r/a)	Count of CD to EB fifo readouts that don't start with a SOF character
FEMB 1 STR 3 STATUS	0x1300	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r)	rx ready
	1 (r)	tx ready (fake)
	2 (r)	pll locked
	4 (r)	rx is locked to reference
	5 (r)	rx is locked to data
	8 (r)	pll powerdown ???
	9 (r)	reconfigure busy
	10 (r)	rx calibration busy
	11 (r)	tx calibration busy
	12 (r)	rx analog reset
	13 (r)	rx digital reset
	14 (r)	tx analog reset
	15 (r)	tx digital reset
	\ /	rx error detected
	17 (r)	rx disparity error
	18 (r)	rx runnign disparity
	20 (r)	rx pattern detect
	21 (r)	rx sync status
	. , ,	reset rx error counter
	23 (r/w)	reset rx disp error counter

Register	address	
FEMB 1 STR 3 PACKET COUNT	0x1301	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	packet count
FEMB 1 STR 3 ERR CNT RESETS	0x1350	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	reset all counters for this stream
	1 (a)	reset convert in wait count
	2 (a)	reset bad sof count
	3 (a)	reset unexpetect eof count
	4 (a)	reset missing eof count
	5 (a)	reset kchar in data count
	6 (a)	reset bad checksum count
	7 (a)	reset buffer full count
	8 (a)	reset timestamp incr count
	9 (a)	reset bad write count
	10 (a)	reset bad ro start count
DELIGIO A CONTROL CONTROL IN THE TOTAL CONTROL CO	0.4054	
FEMB 1 STR 3 ERR CNT CONVERT IN WAIT		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of converts between a convert and waiting for data(action reset)
DEMD 1 CED 0 EDD CME DAD COD	0.1050	
FEMB 1 STR 3 ERR CNT BAD SOF	0x1352	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad start of frame characters (action reset)
DEMD 1 CCD 2 EDD CMC LINEYDECTED EOE	0.1070	
FEMB 1 STR 3 ERR CNT UNEXPECTED EOF	0x1353	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of early idle characters (action reset)
FEMB 1 STR 3 ERR CNT MISSING EOF	0x1354	21 20 20 20 27 26 25 24 22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 0 7 6 5 4 2 2 1 0
FEMIL I SIR S ERR CHI MISSING EUF		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count missing end of frame idle (action reset)
	910 (f/a)	Count missing end of frame (action reset)

Register	address	
FEMB 1 STR 3 ERR CNT KCHAR IN DATA	0x1355	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count k-chars in data (action reset)
FEMB 1 STR 3 ERR CNT BAD CHSUM	0x1356	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad checksums (action reset)
FEMB 1 STR 3 ERR CNT BUFFER FULL	0x1357	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of events lost due to the buffer being full (action reset)
FEMB 1 STR 3 ERR CNT RX ERROR	0x1358	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of symbol errors on the rx
FEMB 1 STR 3 ERR CNT RX DISP ERROR		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of disp errors on the rx

Register	address	
FEMB 1 STR 3 ERR CNT T INCR	0x135a	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	1	
FEMB 1 STR 3 ERR CNT BAD WRITE	0x135b	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of bad write counts into CD to EB fifo
FEMB 1 STR 3 ERR CNT BAD RO START	0x135c	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of CD to EB fifo readouts that don't start with a SOF character
	310 (r/a)	Count of CD to EB fifo readouts that don't start with a SOF character
FEMB 1 STR 4 STATUS	0x1400	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r)	rx ready
	1 (r)	tx ready (fake)
	2 (r)	pll locked
	4 (r)	rx is locked to reference
	5 (r)	rx is locked to data
	8 (r)	pll powerdown ???
	9 (r)	reconfigure busy
	10 (r)	rx calibration busy
	11 (r)	tx calibration busy
	12 (r)	rx analog reset
	13 (r)	rx digital reset
	14 (r)	tx analog reset
	15 (r)	tx digital reset
	16 (r) 17 (r)	rx error detected rx disparity error
	17 (r) 18 (r)	rx runnign disparity
	20 (r)	rx pattern detect
	20 (r) 21 (r)	rx sync status
		reset rx error counter
	23 (r/w)	reset rx disp error counter
	20 (1/ W)	and the district countries
FEMB 1 STR 4 PACKET COUNT	0x1401	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		packet count
	==== (1)	F *** * * * * * * * * * * * * * * * *
	1	

Register	address	
FEMB 1 STR 4 ERR CNT RESETS	0x1450	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	reset all counters for this stream
	1 (a)	reset convert in wait count
	2 (a)	reset bad sof count
	3 (a)	reset unexpetect eof count
	4 (a)	reset missing eof count
	5 (a)	reset kchar in data count
	6 (a)	reset bad checksum count
	7 (a)	reset buffer full count
		reset timestamp incr count
	9 (a)	reset bad write count
	10 (a)	reset bad ro start count
FEMB 1 STR 4 ERR CNT CONVERT IN WAIT		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of converts between a convert and waiting for data(action reset)
FEMB 1 STR 4 ERR CNT BAD SOF	0x1452	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad start of frame characters (action reset)
EDMD 4 CMD 4 EDD COM VANDADOCCO	0.1450	
FEMB 1 STR 4 ERR CNT UNEXPECTED EOF	0x1453	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of early idle characters (action reset)
EDMD 1 CED 4 EDD CME MICCING FOR	0.1454	
FEMB 1 STR 4 ERR CNT MISSING EOF	0x1454	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count missing end of frame idle (action reset)

Register	address	
FEMB 1 STR 4 ERR CNT KCHAR IN DATA		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count k-chars in data (action reset)
FEMB 1 STR 4 ERR CNT BAD CHSUM	0x1456	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad checksums (action reset)
FEMB 1 STR 4 ERR CNT BUFFER FULL	0x1457	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of events lost due to the buffer being full (action reset)
FEMB 1 STR 4 ERR CNT RX ERROR	0x1458	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of symbol errors on the rx
DEMO 4 CED 4 EDD CATE DV DICD EDDOD	0.1450	
FEMB 1 STR 4 ERR CNT RX DISP ERROR		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of disp errors on the rx
DEMD 1 CED 4 EDD CME E INCD	0.145	
FEMB 1 STR 4 ERR CNT T INCR	0x145a	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	31U (r/a)	Count of timestamp increment errors

Register	address	
FEMB 1 STR 4 ERR CNT BAD WRITE	0x145b	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	Count of bad write counts into CD to EB fifo
FEMB 1 STR 4 ERR CNT BAD RO START	0x145c	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Count of CD to EB fifo readouts that don't start with a SOF character
	310 (r/a)	Count of CD to EB fifo readouts that don't start with a SOF character
DAQ CONTROL	0x5000	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	reset
	1 (r/w)	reconfigure reset
DAQ QSFP CONTROL	0x5001	
DAQ QSFF CONTROL		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reset
	0 (r/w) 1 (r/w)	low power mode
	4 (r)	present
	5 (r)	interrupt
	0 (1)	Interrupt
DAQ QSFP I2C Control	0x5002	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	run
	1 (r/w)	m r/w
	2 (r)	busy
	3 (r)	available
	118 (r/w)	byte count
	2316 (r/w)	address

	Register	address	
	DAQ QSFP I2C WR DATA		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		310 (r/w)	write data
	DAQ QSFP I2C RD DATA	0x5004	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
		310 (r)	read data
L			
L			
L			
L			
L	DAQ SI5342 Control	0x5010	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
L		0 (r/w)	enable
L		1 (r/w)	reset
		2 (r)	LOL
		3 (r)	LOS XAXB
		4 (r)	interrupt
		75 (r)	LOS
		98 (r/w)	input select
L			
L	DAQ SI5342 I2C Control	0x5011	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
L		0 (a)	run
L		1 (r/w)	m r/w
L		2 (r)	busy
L		3 (r)	available
L		4 (a)	reset
L		118 (r/w)	byte count
L		2316 (r/w)	address
L			
L			
- [-	DAQ SI5342 I2C WR DATA		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
L		310 (r/w)	write data
L			
L			

Register	address	
DAQ SI5342 I2C RD DATA	0x5013	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r)	read data
DAQ RX	0x5014	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	analog reset
	1 (r/w)	digital reset
	2 (r)	locked to ref
	3 (r)	locked to data
	4 (r)	cal busy
DAQ LINK 1 CONTROL	0x5100	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	daq-linke-enabled
	1 (r/w)	cd debug mode (0 off, 1 on)
		fiber number
		FEMB mask
	3124 (r/w)	CD Stream enable
DAQ LINK 1 STREAM STATUS		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	tx reset
	1 (r/w)	tx pll powerdown
	2 (r/w)	tx analog reset
	3 (r/w)	tx digital reset
	4 (r)	tx pll locked
DAQ LINK 1 EVENT COUNT	0x5102	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	event counter (reset)

Register	address	
DAQ LINK 1 DEBUG	0x5103	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (r/w)	debug mode enable
	1 (r/w)	debug send bad crcs
	3116 (r/w)	bad crc mask and comp.
DAQ LINK 1 MISMATCH COUNT	0x5104	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	mismatch count (reset)
DAQ LINK 1 SPY BUFFER CONTROL	0x5110	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 (a)	spy buffer start
	1 (r/w)	wait for trigger mode
	2 (r)	spy buffer empty
	3 (r)	spy buffer capturing data
DAQ LINK 1 SPY BUFFER READOUT DATA	0x5111	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310 (r/a)	data characters
DAQ LINK 1 SPY BUFFER READOUT KDATA	0x5112	
DAQ LINK I SPY BUFFER READOUT KDATA	30 (r)	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 10 10 10 10
	30 (f)	R-data bits
DAQ LINK 1 RX STREAM STATUS	0x5151	
DAG LINK I KA SIKEAM SIAIOS	0x5151 0 (r)	rx ready
	1 (r)	rx analog reset
	2 (r)	rx digital reset
	3 (r)	rx cal busy
	4 (r)	rx is locked to ref
	5 (r)	rx is locked to data
		error detected
		running disparity
		pattern detect
	\ /	sync status

	Register	address	
	DAQ LINK 1 RX EVENT COUNT	0x5152	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		310 (r/a)	event counter (reset)
	DAQ LINK 1 GEARBOX CTRL	0x5160	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 11 0
		0 (a)	reset all
		1 (a)	reset underflow counter
L		16 (r/w)	enable counter
L			
1	DAQ LINK 1 GEARBOX UNDERFLOW		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
L		310 (r/a)	counter (wr-reset)
L			
L	DI ACII CIDI	0 6000	
-	FLASH CTRL	0xf000	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		0 (a)	run command
		21 (a)	command (11 erase, 01 read, 00 write,10 status) invalid write
-		8 (r)	invalid erase
-		9 (r)	
F		16 (r) 30 (r)	busy reconfig busy
-		31 (r/w)	reconfig busy
-		31 (1/ W)	recount
H			
ŀ	FLASH ADDRESS	0xf001	
H		230 (r/w)	
H		200 (1/W)	
H			
L			

Register	address	
FLASH PAGE BYTE COUNT	0xf002	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	70 (r/w)	byte count
FLASH STATUS	0xf003	$ \begin{vmatrix} 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ & & & & & & & & & & & & & & & & $
	70 (r)	flash status
FLASH PAGE DATA START	0xf080	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310	(r/w) data to write to queue for flash write
FLASH PAGE DATA END	0xf0ff	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	310	(r/w) data to write to queue for flash write

Register	address																														
REG TEST 0	0xfff0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2 1	L (
	310 (r/w)	test																						·	·	•					
REG TEST 1				29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	$2 \mid 1$	L (
	310 (r/w)	test																													
REG TEST 2				29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	$7 \mid \epsilon$	5	4	3	$2 \mid 1$	۱ (
	310 (r/w)	test																													
REG TEST 3				29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3	$2 \mid 1$. (
	310 (r/w)	test																													
REG TEST 4				29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	$7 \mid \epsilon$	5	4	3	$2 \mid 1$. (
	310 (r/w)	test																													

Register	address																											
REG TEST 5	0xfff5	31 30	0 29	28	27 26	25	24	23	22	21	20	19	18	17	16 1	15 1	14	13	12	11	10	9 8	3 7	6	5	$4 \mid 3$	2	1 0
	310 (r/w)	test		•														·								·		
																		_										
REG TEST 6	0xfff6		0 29	28	27 26	25	24	23	22	21	20	19	18	17	16 1	$\lfloor 5 \rfloor$	14	13	12	11	10	9 8	$3 \mid 7$	6	5	$4 \mid 3$	2	$1 \mid 0$
	310 (r/w)	test																										
REG TEST 7	0xfff7		$0 \mid 29 \mid$	28	$27 \mid 26$	$\lfloor 25 \rfloor$	24	23	22	21	20	19	18	17	$16 \mid 1$	15	14	13	12	11	10	$9 \mid 8$	$3 \mid 7$	6	5	$4 \mid 3$	2	$1 \mid 0$
	310 (r/w)	test																										
				1		1 1	1	1	1	1	1											- 1 -	1					
REG LOCKED	0xfffc				27 26	25	24	23	22	21	20	19	18	17	16 1	$5 \mid 1$	4 1	.3]	[2]	11 1	10	9 8	$\sqrt{7}$	6	5	$4 \mid 3$	$\lfloor 2 \rfloor$	$1 \mid 0$
	60 (r)	clock	doma	in lo	cked																							
REG RD COUNT					27 26	25	24	23	22	21	20	19	18	17	16 1	$\lfloor 5 \rfloor$ 1	14	13	12	11	10	9 8	$3 \mid 7$	6	5	$4 \mid 3$	2	$1 \mid 0$
	310 (r/w)	registe	er rea	ds																								

Register	address																								
REG WR COUNT	0xfffe	31 30	29 2	28 27	26	$25 \mid 2$	4 23	22	21	20	19 1	8 17	16	15	14	13	12	11 1	$0 \mid 9$	8	7 6	5	4 3	2 1	. 0
	310 (r/w)	register	write	е												•									