


BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION

DUNE ADC IO L

Date: 29/07/2016:16:43 DRAWN BY:

Jack Fried




085n 087n 0167n R107 S R113 S R119 R125 100 **> 100** 085p FE5p 087p 0167p 0165n FF5n FE7n FF7n R108 S R120 < R114 R126 100 S 100 100 0165p FF5p FE7p CLK05p 086n CLKO7n 088n R109 S R115 R127 100 > 100 100 > 100 086p q880 CLKO5n CLK07p FE6n 0166n 0168n FE8n R110 S R116 R122 R128 S 100 S 100 > 100 0168p 0166p FE6p FE8p CLKO6n FF6n FF8n CLKO8n R111 < R117 < R123 > R118 S 100 100 S 100 S 100 FF6p FF8p CLKO8p SDO8n TEST_IO4 TEST_IO6 \leq R112 < ₽106 \le R124 < 100 **__100 __100** gBO8p TEST_IO5 TEST_IO7


BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION

DUNE ADC IO R


Date: 29/07/2016:16:43 DRAWN BY:

Jack Fried






SBND_FPGA_CLK CLK_125MHz_OSC_N CLK_125MHz_OSC_P SBND_CLK_T_ CLK_125M_spare_N CLK_125MHz_OSC_N = CLK_125MHz_OSC_P CLK_125M_spare_P CLK_100MHz_OSC_N CLK_100MHz_OSC_P CLK_DAQ_N CLK_DAQ_P CLK_DAQ_N ■ CLK_DAQ_P ■ CLK_DAQ_N ■ CLK_EXT_N CLK_EXT_P CLK_DAQ_P ■ CLK_100MHz_OSC_N CLK_100MHz_OSC_P REFCLK4p I2C_SCL_DIF_ I2C_SCL_DIF_ REFCLK1p CLKIO4___DIFFCLK_2n CLKIO4___DIFFCLK_2n =-CLKIO5___DIFFCLK_2p =-R26 CLKIO5 DIFFCLK 2p CLKIO8___DIFFCLK_5n --CLKIO9___DIFFCLK_5p --CLKIO8___DIFFCLK_5n CLKIO9___DIFFCLK_5p



UNDER FPGA

BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION DUNE_CLK Date: 08/06/2016:12:22 DRAWN BY: Jack Fried




BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION

DUNE_SFP

Date: 17/06/2016:13:38 DRAWN BY: Jack Fried

B C



DUNE _MISC_IO

Date: 07/09/2016:11:37 DRAWN BY:

Jack Fried

