



Durham  
University

# GPU Computing

SCC Training

Laura Morgenstern

[laura.morgenstern@durham.ac.uk](mailto:laura.morgenstern@durham.ac.uk)

# History of GPU Computing

- 1970s** Specialized graphics circuits in arcade video game hardware
- 1981** First dedicated GPU chip NEC7220
- 1990s** Dissemination of OpenGL for GPU programming
- 2000s** (Mis)use of graphics pipeline for matrix computations
- 2008** Nvidia introduces G80, the first general purpose GPU along with CUDA
- Today** GPU computing common in AI and HPC applications

# Concurrency vs. Parallelism

# Types of Concurrency

→ Time multiplexing

## Interleaving

Two *concurrent* processes *A* and *B* are executed in an *interleaved* manner iff *A* and *B* are executed *alternatingly* on the *same execution unit*.



→ Space multiplexing

## Parallelism


Two *concurrent* processes *A* and *B* are executed in *parallel* iff *A* and *B* are executed *simultaneously* on *different execution units*.




# GPU Architecture

# GPU Architecture

- Different GPU vendors, AMD, Intel, Nvidia use different terminology but architectures are similar
- Hierarchy of **schedulers**
- **Memory** and **cache** hierarchy
- **Compute units** consisting of processing elements



# GPU Architecture: Nvidia GA100 (Ampere) Chip




# GPU Architecture: Nvidia GA100 SM






# SIMT Execution Model

- **Single Instruction, Multiple Thread** (Nvidia speak)
- Warp-based execution:
  - Warp: group of threads that execute the same instruction on different data elements concurrently
  - Lanes in a warp diverge at conditional statements by masking lanes dependent on the execution path they take
- SIMD model, but hidden from programmer by the programming model




©TheSewingRevival

# SIMT Execution Model




```
if (threadIdx.x < 4) {
    A;
    B;
} else {
    X;
    Y;
}
Z;
```




Pre-Volta



Volta




# SIMT Execution Model




→ GPU is basically the successor of associative array processors

# CPU vs. GPU Architectures

# CPU vs. GPU Architectures: Clock Frequency




# CPU vs. GPU Architectures: Compute Density



AMD EPYC 7702 CPU CCD:

- 8 Zen 2 cores (white) and 4 L3 cache slices
- Compute logic (blue) per core including ALU, FPU, SIMD units



AMD MI100:

- 8 arrays (white) à 16 compute units
- Compute logic (blue) per array including ALU, FPU, matrix cores

# CPU vs. GPU Architectures: Compute Density

	CPU	GPU
Chip	AMD EPYC 7702	AMD MI 100
Die size [mm <sup>2</sup> ]	592	750
Cores	64	128
Base Clock [GHz]	2.0	1.0
Instructions per cycle	16 (2x AVX2 FMA)	64 (32x FMA)
FP64 Peak Performance [GFLOP/s]	2048	8192
<b>Compute density [GFLOP/s/mm<sup>2</sup>]</b>	<b>3.46</b>	<b>10.9</b>

- Compute density of GPUs is (at least) a factor 3 higher since:
  - CPUs are optimized for latency → Do one thing as fast as possible.
  - GPUs are optimized for throughput → Do as many things as possible at once.



Durham  
University

# Parallel Programming Models: CUDA


COMP52315 GPU Programming

Laura Morgenstern


[laura.morgenstern@durham.ac.uk](mailto:laura.morgenstern@durham.ac.uk)




# Architecture Model



# Execution Model




# Execution Model



gridDim = 4 x 1  
blockDim = 8 x 1

Global thread ID = **blockIdx.x \* blockDim.x + threadIdx.x**  
= 3 \* 8 + 2 = thread 26 with linear global addressing

# Memory Model



# DEMO

## Vector addition in CUDA

# TASK

Write a CUDA program that takes two **matrices A** and **B**, and two **scalars x** and **y** as input, and computes matrix  **$C = x*A + y*B$** .

Code at: <https://github.com/DUSCC/GPU-Training>



Durham  
University

# GPU Computing

SCC Training

Laura Morgenstern  
laura.morgenstern@durham.ac.uk

A large, stylized graphic on the right side of the slide. It consists of a large, light purple 'Q' and an ampersand '&' on a dark purple background, followed by a large, dark purple 'A' on a light purple background. The graphic is composed of several squares and a large circular arc at the bottom, creating a modern, geometric design.

Q & A