

# **Very Low Power CMOS SRAM** 1M X 16 bit

Green package materials are compliant to RoHS

# **BS616LV1611**

### **FEATURES**

 $V_{CC} = 5.0V$ 

• Wide  $V_{CC}$  operation voltage : 2.4V ~ 5.5V

· Very low power consumption :

 $V_{CC} = 3.0V$ Operation current: 46mA (Max.)at 55ns

2mA (Max.) at 1MHz

16uA (Max.) at 85 °C Standby current: Operation current: 115mA (Max.) at 55ns

10mA (Max.)at 1MHz

Standby current: 100uA (Max.) at 85°C

· High speed access time :

-55 55ns(Max.) at V<sub>CC</sub>=3.0~5.5V -70 70ns(Max.) at V<sub>CC</sub>=2.7~5.5V

- · Automatic power down when chip is deselected
- Easy expansion with CE2, CE1 and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin.
- Three state outputs and TTL compatible
- · Fully static operation, no clock, no refresh
- Data retention supply voltage as low as 1.5V

### **■ DESCRIPTION**

The BS616LV1611 is a high performance, very low power CMOS Static Random Access Memory organized as 1,048,576 by 16 bits and operates form a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with maximum CMOS standby current of 16/100uA at Vcc=3/5V at 85°C and maximum access time of 55/70ns.

Easy memory expansion is provided by an active LOW chip enable (CE1), active HIGH chip enable (CE2) and active LOW output enable (OE) and three-state output drivers.

The BS616LV1611 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV1611 is available in 48-pin TSOP Type I package and 48-ball BGA package.


### POWER CONSUMPTION

		POWER DISSIPATION									
PRODUCT FAMILY	OPERATING TEMPERATURE	STANDBY (I <sub>CCSB1</sub> , Max)		Operating (I <sub>cc</sub> , Max)						PKG TYPE	
IAWILI	ILWIFLIXATOIL	V <sub>CC</sub> =5.0V	V <sub>CC</sub> =3.0V		V <sub>CC</sub> =5.0V			V <sub>CC</sub> =3.0V			
		v <sub>CC</sub>	V <sub>CC</sub> -5.0V V <sub>CC</sub> -	V <sub>CC</sub> =3.0V	1MHz	10MHz	f <sub>Max.</sub>	1MHz	10MHz	f <sub>Max.</sub>	
BS616LV1611FI	Industrial -40°C to +85°C	1004	164	10m A	E0m A	115m A	2 1	20m A	46m A	BGA-48-0912	
BS616LV1611TI		100uA	16uA	10mA	50mA	115mA	2mA	20mA	46mA	TSOP I-48	

### **PIN CONFIGURATIONS**


Е

G



(WE)

### **■ BLOCK DIAGRAM**



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice.



### **■ PIN DESCRIPTIONS**

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 16 bit in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read form or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0-DQ15 Data Input/Output Ports	16 bi-directional ports are used to read data from or write data into the RAM.
V <sub>cc</sub>	Power Supply
V <sub>ss</sub>	Ground

### **■ TRUTH TABLE**

MODE	CE1	CE2	WE	ŌĒ	LB	UB	DQ0~DQ7	DQ8~DQ15	V <sub>CC</sub> CURRENT
	Н	X	X	X	X	X	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Chip De-selected (Power Down)	Х	L	Х	X	X	X	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
	Х	X	X	Х	Н	Н	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	Н	L	Х	High Z	High Z	Icc
Output Disabled	L	Н	Н	Н	X	L	High Z	High Z	I <sub>cc</sub>
					L	L	D <sub>out</sub>	D <sub>out</sub>	I <sub>cc</sub>
Read	L	Н	Н	L	Н	L	High Z	D <sub>out</sub>	Icc
					L	Н	D <sub>out</sub>	High Z	I <sub>cc</sub>
					L	L	D <sub>IN</sub>	D <sub>IN</sub>	I <sub>cc</sub>
Write	L	Н	L	Х	Н	L	Х	D <sub>IN</sub>	Icc
					L	Н	D <sub>IN</sub>	Х	I <sub>cc</sub>

NOTES: H means  $V_{IH};\,L$  means  $V_{IL};\,X$  means don't care (Must be  $V_{IH}$  or  $V_{IL}$  state)



## ■ ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 <sup>(2)</sup> to 7.0	V
T <sub>BIAS</sub>	Temperature Under Bias -40 to +125		°С
T <sub>STG</sub>	Storage Temperature	-60 to +150	°С
P <sub>T</sub>	P <sub>T</sub> Power Dissipation		W
I <sub>OUT</sub>	DC Output Current	20	mA

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. -2.0V in case of AC pulse width less than 30 ns.

### **■ OPERATING RANGE**

RANG	AMBIENT TEMPERATURE	V <sub>cc</sub>
Commercial	0°C to + 70°C	2.4V ~ 5.5V
Industrial	-40°C to + 85°C	2.4V ~ 5.5V

# ■ CAPACITANCE (1) (T<sub>A</sub> = 25°C, f = 1.0MHz)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>IO</sub>	Input/Output Capacitance	V <sub>I/O</sub> = 0V	8	pF

1. This parameter is guaranteed and not 100% tested.

# ■ DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNITS
V <sub>cc</sub>	Power Supply			2.4		5.5	٧
V <sub>IL</sub>	Input Low Voltage			-0.5 <sup>(2)</sup>		0.8	V
V <sub>IH</sub>	Input High Voltage			2.2		V <sub>CC</sub> +0.3 <sup>(3)</sup>	٧
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC},$ $\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}$				1	uA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC},$ $\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL} \text{ or } \overline{OE} = V_{I}$	н			1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Max, I <sub>OL</sub> = 2.0mA				0.4	V
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0mA		2.4			V
Icc <sup>(5)</sup>	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}} \text{ and CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{f} = \text{F}_{\text{MAX}}^{(4)}$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V			46 115	mA
I <sub>CC1</sub>	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}}$ and CE2 = V <sub>IH</sub> , $\text{I}_{\text{DQ}} = \text{0mA}$ , f = 1MHz	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V			2 10	mA
I <sub>CCSB</sub>	Standby Current – TTL	$\overline{\text{CE1}} = \text{V}_{\text{IH}}$ , or CE2 = $\text{V}_{\text{IL}}$ , $\text{I}_{\text{DQ}} = \text{0mA}$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V			1.0 2.0	mA
I <sub>CCSB1</sub> <sup>(6)</sup>	Standby Current – CMOS	$\label{eq:center_constraint} \hline \hline \hline \hline CE1 {$\geq$} V_{\text{CC}}\text{-}0.2V \text{ or CE2} {$\leq$} 0.2V, \\ V_{\text{IN}} {$\geq$} V_{\text{CC}}\text{-}0.2V \text{ or } V_{\text{IN}} {$\leq$} 0.2V \\ \hline \hline }$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V		1.5 6.0	16 100	uA

<sup>1.</sup> Typical characteristics are at T<sub>A</sub>=25<sup>o</sup>C and not 100% tested.

<sup>2.</sup> Undershoot: -1.0V in case of pulse width less than 20 ns.

<sup>3.</sup> Overshoot:  $V_{CC}$ +1.0V in case of pulse width less than 20 ns.

<sup>5.</sup>  $I_{CC~(MAX.)}$  is 45mA/113mA at  $V_{CC}$ =3.0V/5.0V and  $T_A$ =70 $^{\rm O}$ C. 6.  $I_{CCSB1(MAX.)}$  is 8.0uA/50uA at  $V_{CC}$ =3.0V/5.0V and  $T_A$ =70 $^{\rm O}$ C.




# ■ DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
$V_{DR}$	V <sub>CC</sub> for Data Retention	$\label{eq:center} \begin{split} \overline{\text{CE1}} &\ge V_{\text{CC}}\text{-}0.2\text{V or CE2} \!\le\! 0.2\text{V}, \\ V_{\text{IN}} &\ge V_{\text{CC}}\text{-}0.2\text{V or V}_{\text{IN}} \!\le\! 0.2\text{V} \end{split}$	1.5		1	V
I <sub>CCDR</sub> <sup>(3)</sup>	Data Retention Current	$\overline{\text{CE1}} \geqq V_{\text{CC}}\text{-}0.2 \text{V or CE2} \leqq 0.2 \text{V},$ $V_{\text{IN}} \geqq V_{\text{CC}}\text{-}0.2 \text{V or } V_{\text{IN}} \leqq 0.2 \text{V}$		0.8	8.0	uA
topp	Chip Deselect to Data Retention Time	Con Detention Wayness	0			ns
t <sub>R</sub>	Operation Recovery Time	See Retention Waveform	t <sub>RC</sub> <sup>(2)</sup>		1	ns

- 1.  $V_{CC}$ =1.5V,  $T_A$ =25 $^{\circ}$ C and not 100% tested.
- 2.  $t_{RC}$  = Read Cycle Time.
- 3.  $I_{CCDR(Max.)}$  is 4.0uA at  $T_A$ =70°C.

# ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) (CE1 Controlled)




### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) (CE2 Controlled)



# ■ AC TEST CONDITIONS (Test Load and Input/Output Reference)

Input Pulse Le	Vcc / 0V				
Input Rise and	1V/ns				
Input and Outp Reference Lev		0.5Vcc			
Output Load	t <sub>CLZ</sub> , t <sub>OLZ</sub> , t <sub>CHZ</sub> , t <sub>OHZ</sub> , t <sub>WHZ</sub>	C <sub>L</sub> = 5pF+1TTL			
Output Load	Others	C <sub>L</sub> = 30pF+1TTL			



### 1. Including jig and scope capacitance.

### ■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
$\longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE




# ■ AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

### **READ CYCLE**

JEDEC PARAMETER	PARANETER NAME	DESCRIPTION			E TIME =3.0~5			E TIME =2.7~5		UNITS
NAME	IVAIVIE			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time		55			70			ns
t <sub>AVQX</sub>	t <sub>AA</sub>	Address Access Time		-	-	55	-	-	70	ns
t <sub>ELQV1</sub>	t <sub>ACS1</sub>	Chip Select Access Time	(CE1)			55			70	ns
t <sub>ELQV2</sub>	t <sub>ACS2</sub>	Chip Select Access Time	(CE2)	1	-	55	1	1	70	ns
t <sub>BLQV</sub>	t <sub>BA</sub>	Data Byte Control Access Time	$(\overline{LB},\overline{UB})$			55			70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid				30			35	ns
t <sub>ELQX1</sub>	t <sub>CLZ1</sub>	Chip Select to Output Low Z	(CE1)	10	-	-	10	1		ns
t <sub>ELQX2</sub>	t <sub>CLZ2</sub>	Chip Select to Output Low Z	(CE2)	10			10			ns
t <sub>BLQX</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z	$(\overline{LB}, \overline{UB})$	10			10			ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Low Z		5	-	-	5	1		ns
t <sub>EHQZ1</sub>	t <sub>CHZ1</sub>	Chip Select to Output High Z	(CE1)			30			35	ns
t <sub>EHQZ2</sub>	t <sub>CHZ2</sub>	Chip Select to Output High Z	(CE2)			30			35	ns
t <sub>BHQZ</sub>	t <sub>BDO</sub>	Data Byte Control to Output High Z	$(\overline{LB},\overline{UB})$	-	-	30	-	-	35	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Enable to Output High Z		-		25		-	30	ns
t <sub>AVQX</sub>	t <sub>OH</sub>	Data Hold from Address Change		10	-	-	10	-		ns


# ■ SWITCHING WAVEFORMS (READ CYCLE)

# READ CYCLE 1 (1,2,4)






# READ CYCLE 2 (1,3,4)



# READ CYCLE 3 (1, 4)



### NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when  $\overline{\text{CE1}}$  =  $V_{\text{IL}}$  and CE2=  $V_{\text{IH}}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CE1}}$  transition low and/or CE2 transition high.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured  $\pm$  500mV from steady state with  $C_L$  = 5pF. The parameter is guaranteed but not 100% tested.




# ■ AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

### WRITE CYCLE


JEDEC PARAMETER	PARANETER	DESCRIPTION		E TIME =3.0~5			E TIME =2.7~5		UNITS
NAME	NAME		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t <sub>AVAX</sub>	twc	Write Cycle Time	55		1	70	-	1	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Set up Time	0		1	0	1	1	ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	55		-	70		1	ns
t <sub>ELWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	55			70			ns
t <sub>BLWH</sub>	t <sub>BW</sub>	Data Byte Control to End of Write (LB, UB)	25			30			ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	30			35			ns
t <sub>WHAX1</sub>	t <sub>WR1</sub>	Write Recovery Time (CE1, WE)	0			0			ns
t <sub>WHAX2</sub>	t <sub>WR2</sub>	Write Recovery Time (CE2)	0			0			ns
t <sub>WLQZ</sub>	t <sub>WHZ</sub>	Write to Output High Z			25	-		30	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25			30		1	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from Write Time	0		ı	0	1	1	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	1		25	1	1	30	ns
twnqx	tow	End of Write to Output Active	5			5	-		ns

# ■ SWITCHING WAVEFORMS (WRITE CYCLE)





# WRITE CYCLE 2 (1,6)




#### NOTES:

- 1.  $\overline{\text{WE}}$  must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- t<sub>WR</sub> is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE}$  =  $V_{IL}$ ).
- 7.  $\ensuremath{\mathsf{D}_{\mathsf{OUT}}}$  is the same phase of write data of this write cycle.
- 8.  $D_{\text{OUT}}$  is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10.Transition is measured  $\pm$  500mV from steady state with C<sub>L</sub> = 5pF.
  - The parameter is guaranteed but not 100% tested.
- $11.t_{CW}$  is measured from the later of  $\overline{\text{CE1}}$  going low or CE2 going high to the end of write.
- 12. The change of Read/Write cycle must accompany with CE or address toggled.




### **■ ORDERING INFORMATION**



### Note:

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.


### ■ PACKAGE DIMENSIONS



48 mini-BGA (9mm x 12mm)



### ■ PACKAGE DIMENSIONS



TSOP I-48 Pin (12mm x 20mm)



# **■** Revision History

Revision No.	History	<u>Draft Date</u>	Remark
2.2	Add Icc1 characteristic parameter Improve Iccsb1 spec. I-grade from 220uA to 100uA at 5.0V 20uA to 16uA at 3.0V C-grade from 110uA to 50uA at 5.0V 10uA to 8.0uA at 3.0V	Jan. 13, 2006	
2.3	Change I-grade operation temperature range - from –25°C to –40°C	May. 25, 2006	
2.4	Typical value of standby current is replaced by maximum value in Featues and Description section	Oct. 31, 2008	
	Remove "-: Normal" (Leaded) PKG Material in ordering information		